In this video, Senior Architect in Virtuoso R&D Don O'Riordan shares some background information on his DVCon 2012 paper, "PSL/SVA Assertions In SPICE." Wait, aren't Property Specification Language (PSL) and SystemVerilog Assertions (SVA) digital assertion-based verification (ABV) languages? Please let Don explain ...
(Click here if the embedded video doesn't play.)
Joe Hupcey III for Team Verify
On Twitter: http://twitter.com/teamverify, @teamverify
And now you can "Like" us on Facebook too: http://www.facebook.com/pages/Team-Verify/298008410248534
ReferencesLink to the DVCon 2012 proceedings entry for this paper:http://events.dvcon.org/events/proceedings.aspx?id=131-1-P
Full paper citation:1P.2 PSL/SVA Assertions In SpiceSpeaker: Donald J. O'Riordan - Cadence Design Systems, Inc.Authors: Donald J. O'Riordan - Cadence Design Systems, Inc.Prabal K. Bhattacharya - Cadence Design Systems, Inc.