Global Office Locator
System Design and Verification
Custom IC Design
IC Packaging and Co-design
PCB Design and SI/PI Analysis
Silicon Signoff and Verification
Denali Memory IP
System to Silicon Verification
Hosted Design Solutions
Support and Training
Cadence Online Support
Computing Platform Support
University Software Program
Training Course Catalogs
Support & Training Home
ChipEstimate.com - Chip Planning Portal
Power Forward Initiative
PCB Service Bureaus
Standards and Languages
All User Forums
Insights on Culture Blog
Industry Insights Blog
The Design Chronicles Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification Blog
High-Level Synthesis Blog
Design IP and Verification IP Blog
Functional Verification Blog
Logic Design Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Silicon Signoff and Verification Blog
The Fuller View Blog
Whiteboard Wednesdays Blog
CDNLive User Conferences
News and Events:
Events and Webinars
Live Blog Feed
Board of Directors
EDA360 Vision Paper
Browse by Tags
Jasper User Group
28 days ago
Cadence JasperGold Brings Formal Verification into Mainstream IC Verification Flows
Formal verification is a complex technology that has traditionally required experts or specialized teams who stood apart from the IC design and verification flow. Taking a different approach, a new release of the Cadence JasperGold formal verification...
1 month ago
Q&A: An R&D Perspective on Formal Verification—Past, Present, and Future
In mid-2014, Cadence completed its purchase of Jasper Design Automation, and became the overnight leader in the formal verification market. Many Jasper formal verification experts came to work for Cadence, among them Oz Levia, who, as vice president of...
6 months ago
Top Ten Industry Insights Blog Posts of 2014
I’ve been writing Industry Insights blog posts since March 2009, and it’s almost time to dive into another year of developments and events in the world of electronic design. First, however, here’s a look back at the most-read Industry...
7 months ago
How Sonics Uses Formal Verification for SoC Interconnect IP
As a leading provider of highly configurable network-on-chip (NoC) interconnect IP, Sonics Inc . faces a difficult verification challenge: A simulation-only approach takes too long to verify thousands of possible configurations. As described at the recent...
7 months ago
JUG 2014: Cadence Unveils Ambitious Roadmap for Formal Verification
The Cadence acquisition of Jasper Design Automation this summer made Cadence the overnight leader in the formal verification market. Today the Formal and Automated Verification (FAV) group at Cadence is moving quickly towards unified formal solutions...
7 months ago
JUG Keynote—How Jasper Formal Verification Technology Fits into the Cadence Flow
Jasper Design Automation had leading-edge formal verification technology before its acquisition by Cadence this summer. A picture of how this technology fits into the Cadence system verification flow emerged Nov. 10, 2014 at a keynote speech at the first...
8 months ago
Your “Formal” Invitation to the Jasper User Group Conference
If you’re a user of Jasper Design Automation formal analysis tools, you might be wondering what will happen to the annual Jasper User Group conference now that Jasper has been acquired by Cadence . The answer is that it’s happening Nov. 10...
over 1 year ago
Why Cadence Bought Jasper—a New Era in Formal Analysis
Cadence today (June 16, 2014) announced the completion of its acquisition of Jasper Design Automation , a leading provider and pioneer of formal analysis and verification tools for IP and system-on-chip (SoC) development. The acquisition allows Cadence...
10 months ago
Q&A: Kathryn Kranen Discusses Jasper, Formal Verification, and the Cadence Acquisition
Few individuals have been as visible and influential in the EDA industry as Kathryn Kranen, CEO of formal verification pioneer Jasper Design Automation until its acquisition by Cadence in June 2014. Kranen was also CEO of Verisity Design in the late 1990s...
over 3 years ago
DAC 2012: How Unified Coverage Interoperability Standard (UCIS) Will Ease IC Verification
Some significant news was announced at the Design Automation Conference June 4 - the official debut of the Unified Coverage Interoperability Standard ( UCIS 1.0 ) by the Accellera standards organization. Accellera hosted a June 6 lunch event at which...
View related content throughout Cadence Blogs
© Cadence Design Systems, Inc. All Rights Reserved.