Global Office Locator
System Design and Verification
Custom IC Design
IC Packaging and Co-design
PCB Design and SI/PI Analysis
Silicon Signoff and Verification
Denali Memory IP
System to Silicon Verification
Hosted Design Solutions
Support and Training
Cadence Online Support
Computing Platform Support
University Software Program
Training Course Catalogs
Support & Training Home
ChipEstimate.com - Chip Planning Portal
Power Forward Initiative
PCB Service Bureaus
Standards and Languages
All User Forums
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification Blog
Design IP and Verification IP Blog
Functional Verification Blog
Logic Design Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Silicon Signoff and Verification Blog
The Fuller View Blog
Whiteboard Wednesdays Blog
CDNLive User Conferences
News and Events:
Events and Webinars
Live Blog Feed
Board of Directors
EDA360 Vision Paper
Browse by Tags
Design Automation Conference
over 2 years ago
User View: A 20nm Custom IC Constraint-Driven Flow
If the semiconductor industry is going to ramp up for 20nm design, a custom IC flow that can handle this process node is essential. This flow will require more automation than previous nodes. In a recorded audio presentation at the Cadence web site Francois...
over 1 year ago
A UPF User Perspective on the Evolution of Power Standards
With the recent release of the IEEE 1801-2013 (UPF 2.1) power intent format standard , prospects for "methodology convergence" between the Unified Power Format (UPF) and Common Power Format (CPF) are looking good. One company that has used both...
over 2 years ago
Cadence EDA360 Theater – Customers, Partners Speak Out at DAC 2012
Sometimes it's best to let other people do the talking. That's the approach Cadence has taken this year at the Design Automation Conference ( DAC 2012 ) at the EDA360 Theater at the Cadence booth (#1930). This theater will feature three days of...
over 4 years ago
User Presentation: Automatically Generated SKILL PCells Speed PDK Development
Process design kit (PDK) developers have been using the SKILL language to code PCells (parameterized cells) for over two decades. SKILL is a flexible, extensible, Lisp-based language that can do just about anything a programmer wants to do. But is there...
over 2 years ago
Designer View – Automating Analog Design with Intent Capture
Analog design is almost entirely a manual effort, and that needs to change, according to Pierluigi Daglio, analog verification engineer at STMicroelectronics. In a recorded presentation at the Cadence web site, Daglio shows how analog/mixed-signal constraint...
over 3 years ago
DAC Panel: 20nm is Tough, But Not a Roadblock
So far the move to lower semiconductor process nodes has continued unabated, but the upcoming 20nm node is causing a lot of concern. Lithography is so challenging that extra masks ( double patterning ) will be required. Will designs be technically and...
over 5 years ago
Verification Panel: Metrics-Driven Approach Requires Mindset Change
Setting up a metrics-driven verification environment isn’t just a matter of tools – it also requires a mindset change along with support from management, according to panelists at the Cadence Ecosystem booth at the Design Automation Conference...
View related content throughout Cadence Blogs
© Cadence Design Systems, Inc. All Rights Reserved.