It’s great for RTL designers, for their companies, and the EDA industry. With the huge productivity boost that'll come from working at a higher level of abstraction, perhaps the semiconductor industry could enter a new golden-age. Until this year, customers have been intrigued with high-level synthesis, but cautious about whether it’s just a fad or here to stay (like Twitter! ;-) But with Synopsys jumping on the HLS bandwagon, now customers know that all the major EDA companies are committed to delivering design flows/methodologies starting above RTL, and can think seriously about migrating their engineers to a new “post-RTL” world.
That migration won’t be easy. If anything, what I've learned from talking with customers looking to adopt TLM-driven Design and Verification, is there are many critical factors to consider:
...and perhaps most importantly of all:
With verification consuming 50-70% of a typical project's time/resources today, Amdahl's Law dictates that in order to realize the productivity potential of working at a higher level of abstraction, addressing overall verification productivity has to be a top priority.
So I heartily encourage customers to do their homework, take a careful look at everyone's capabilities in this new space, and start asking the tough questions.