Global Office Locator
System Design and Verification
Custom IC Design
IC Packaging and Co-design
PCB Design and SI/PI Analysis
Silicon Signoff and Verification
Denali Memory IP
System to Silicon Verification
Hosted Design Solutions
Support and Training
Cadence Online Support
Computing Platform Support
University Software Program
Training Course Catalogs
Support & Training Home
ChipEstimate.com - Chip Planning Portal
Power Forward Initiative
PCB Service Bureaus
Standards and Languages
All User Forums
Insights on Culture Blog
Industry Insights Blog
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification Blog
High-Level Synthesis Blog
Design IP and Verification IP Blog
Functional Verification Blog
Logic Design Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
Silicon Signoff and Verification Blog
The Fuller View Blog
Whiteboard Wednesdays Blog
CDNLive User Conferences
News and Events:
Events and Webinars
Live Blog Feed
Board of Directors
EDA360 Vision Paper
Browse by Tags
26 days ago
Whiteboard Wednesdays—What Makes a Protocol Standard Stick
In this week's Whiteboard Wednesdays video, Susan Peterson takes a closer look at protocol standards and what to look for when adopting these technologies.
2 months ago
Whiteboard Wednesdays—Cadence VIP Ease of Use Project
In this week's Whiteboard Wednesdays video, Herbert Rivera-Sanchez discusses the Cadence Verification IP (VIP) Ease of Use Project. This project addresses three main areas of concern: works out of the box, provides consistent integration and provides...
4 months ago
Whiteboard Wednesdays—SoC Interconnect Verification
In this week's Whiteboard Wednesdays video, Tom Hackett discusses the VIP Catalog solution for SoC Interconnect Verification. Two products are provided: the Interconnect Validator, which monitors fabric behavior, and the Interconnect Workbench for...
5 months ago
Whiteboard Wednesdays—TripleCheck VIP
In this week's Whiteboard Wednesdays video, Moshik Ruben discusses TripleCheck verification IP (VIP) and how it allows engineers to know they have a thoroughly tested design that complies with the interface specification.
5 months ago
Whiteboard Wednesdays—Verification IP Productivity Tools
In this week's Whiteboard Wednesdays video, Tom Hackett talks about Cadence Verification IP (VIP) productivity tools in the VIP catalog. These tools, PureView and TripleCheck, help engineers better match their VIP to their design under test ensuring...
10 months ago
Whiteboard Wednesdays - Improving Hardware Verification with Accelerated Verification IP (VIP)
In this week's Whiteboard Wednesdays, Tom Hackett talks about Accelerated Verification IP (VIP) and how it makes hardware verification more efficient and productive.
over 1 year ago
Whiteboard Wednesdays - What is VIP?
Today, our continuing Whiteboard Wednesdays video blog series will provide an overview of Verification IP and how it helps test today’s complex SoCs. Watch this week's episode to hear Tom Hackett, product marketing director at Cadence...
11 months ago
Whiteboard Wednesdays - Verifying Your Designs with Simulation VIP
In this week's Whiteboard Wednesdays, Tom Hackett takes a closer look at simulation verification IP (VIP), and how these IP cores help verify designs with protocol checks, test sequences, and other capabilities.
View related content throughout Cadence Blogs
© Cadence Design Systems, Inc. All Rights Reserved.