Has any body tried to extract the Differential pairs to SI to anlayze as a single Microstrip line. The measurement can be EMI or crosstalk.
The topolgogy should be like the one which is attached. But it should be directly extracted from the board.
If yes can u explain with some design as the reference.
Yes, I have, however, I am not sure what your question is. To be able to extract an unrouted or routed differential from the board (Allegro) into SigXplorer topology canvas, the pins that the two nets (that make up the differential pair) are attached to, should be defined as "mate pins" in the IBIS Device Model Editor for the model being reference by that footprint (this is accomplished in the Signal Model Assignment window). Then invoke the Probe command and if one net is selected then both nets are automatically selected and extracted when the View Topology button is clicked.
In reply to Khurana:
In this case, there are several things to look for.
In reply to Ejlersen:
I tried all ur suggestions but still couldnot extract the DP.
Sometimes i get this warning
WARNINGS:Diff pair DP1 is not defined by a signal model so only one member of the diff pair will be extracted.
Should i make any settings in cross-section like differential mode and set the coupling type to edge....something like that which i say in some seminar..
Can somebody explain me with some sample design file....
i have assigned the 2 pins as shown in the pic with their corresponding mate pins.....is this correct
In reply to MAAC:
I'm sorry but I cannot send out any samples of this. But the message tells me that the problem is within the IBIS models.
Have you assigned IBIS models to your devices (Analyze, SI/EMI SIM, Models)
If you have done so, It's beacuse no 'Mate' pins are assigned for differential pairs.
I have a movie that shows whats wrong, but cannot upload files of size more than 750Kb - but in the models dialog, select the component then edit model
Click the pin and set the type to inverting/non-inverting and set the correct mate pin.
I could extract the topology for DP from the board but the buffer assigned at input are something like combined one.. so i`m not able to simulate for crosstalk.. The topology is attached for the ref...