While working on SOC Encounter and having only a single gate in a test design. I am getting too much design violations. Like I am getting
Total 11 Violations Min Area 2 Min Step 2 NSMetal 3 Spacing 2 Shorts 2
I am not sure what could be the reason of it but m unable to solve the problem.
Any Suggestions ?