What is the recommended flow for this? If we have an SDC file, which components of the SDC file affect the power analysis result? Such as the clock period & the capacitive load on the primary outputs have obvioius ramnifications? How do false paths affect the result? Questions such as these.