Verification environment implementation with system verilog.
The question is : I am real satisfied user of IUS, now i am upgrading my self with system verilog, i have licensed version of IUS5.4, I started writing small programs and try running in IUS5.4 which i was using it for verilog before. when i started learning some programs which has classses, and try to compile, it is compiling fine but not not simulation showing that "This needs a seperate license", Does it really need a seperate license or any other solution?
Hi jagannadh.sv Could you please post the log file and your test bench writing in system verilog? Cadence IUS low version can’t support the some features of system verilog.These features could find in the document of the tool installing directory. shawn lieu