I am synthesizing a vhdl netlist with pacakge declarations .The verilog
o/p netlist has PORT names expanded with record elelents .
Is there a method where port names are output in the verilog as it is "without" the record elements.
type A is record
x:std_logic_vector(15 downto 4);
o/p of verilog netlist is "port_name[x] " ;in [15:0]
what should be dont to get only ---> port_name
I have already tried the following variables;
I may ask a stupid question but why are you using a record, especially in the example you are providing? If you want to synthesize you RTL you need to use only bit (std_logic) and vectors (std_logic_vector), no enumerated types or anything else as it can not be properly represented after synthesis. So my recommendation is that you modify your VHDL so that your interface is not using record and then everything should be well.Eric.
Narrow minded advice. Records and Stucts in SV are extremely useful to the RTL designer. They create groups of signals which are easy to manage as you move up and down the hiearchy. Very easy to add a port to 10 levels of hierarchy when using records.A good synthesis tool would allow for a "bit", as is, and expanded representations. "Bit" would be the entire record as one long bit string. As is implies using the Record definition. Expanded is the Signal with some reasonable exanded definition using the record element names.I've been using Records in VHDL in another vendor's Tool since the mind 90's.