I generated a ideal adc from model writer option and then i created symbole for that. I created a test bench for that model but when i simulate using virtuoso ADE i am getting error
The error is in my verilog module i defined as a register dout<7:0> but when i created the netlist from the schematic it is taking individual bits so it is saying that undefined model can any one help how to get single wire name in the netlist for the wide bus
i am attaching the error message and schematic with this message
What is the exact error message? Can you post the VerilogA code too?
In reply to Andrew Beckett:
it is verilog-AMS code
and the error i got is same as Problem while running verilog-ams block in cadence schematic editor started by indra
/forums/p/26739/1325379.aspx#1325379 from that i got know that i need to setup AMS environment. i studied the user manual but i am unable to get it as i am new to linux and cadence so can you please elaborate me how to do the simulation with verilog-AMS code with schematic test bench.
In reply to sunilreddy:
I can't really give a complete tutorial here, especially when there is one in the software. Look at <ICinstDir>/doc/amsenvTutorials/amsenvTutorials.pdf
In IC5141 this is in chapter 2 of <ICinstDir>/doc/amsenvug/amsenvug.pdf