I have an internal signal in my VerilogA code that is passed to another module, and it is not on this module's port list. But when netlisting, it complains that it wants a pin on the symbol for that signal.
So my temporary solution is just to place it on the symbol and then as a no-connect on a schematic. But is it normal for internal signals to have pins on the symbol only because it will be passed to another module internally?
So how are you expecting to connect to this internal node? Normally connections would only be through the external connections of a module.
It's not obvious to me what you mean - maybe you can illustrate it with an example?
In reply to Andrew Beckett:
The internal signal is assigned within the module, in my analog block. Having that pin on my symbol, it connects to nothing on my test bench.
`include block_2module block_1(a,b,c);... electrical d;block_2 name0 (a,d);analog
block_2 name0 (a,d);
V(d,b) <+ value;
So signal d is set and assigned internally, and passed to another module. When I set block_1 on my schematic, I have nothing to connect to signal d, but cadence requires a pin on the symbol.
Edit: This is only if the internal signal is used in the analog block with V(signal,..) <+