Cadence Community

Sunday Brunch Video for 20th January 2019

By Paul McLellan | 20 Jan 2019

https://youtu.be/Bs5A09med6Q Made at the Cadence campus in the rain (camera Sean) Monday: Tensilica at CES Tuesday: AMD Keynote at CES Wednesday: AlphaZero: Four Hours to World Class from a Standing Start Thursday: IEDM: EUV, the Road to HV...

0 Comments

TAGS:

alphazero | CES | AMD | Tensilica | EUV | IEDM
了解DDR5技术之前需要知道什么是AMI与IBIS

By Sigrity | 18 Jan 2019

本文翻译自Cadence "Breakfast Bytes"专栏作者Paul McLellan文章" AMI and IBIS: Who Put the Eye in AMI? "。 space 在SerDes设计领域，IBIS和AMI是对SerDes通道进行建模的方式，可以在保证设计性能的前提下，确保信号成功地在不同芯片之间进行传输。当下，我们的行业正面临着巨大的变化，IBIS和AMI的含义需要被更多设计领域的人了解。DFE均衡（判决反馈均衡）即将被规定包...

0 Comments

TAGS:

Chinese blog | ddr5 | DDR4 | AMI | equalization | 均衡 | IBIS | 中文 | SerDes | Sigrity
MLK Off-topic: The Lady with the Polar Chart

By Paul McLellan | 18 Jan 2019

It's Martin Luther King day on Monday, and Cadence is off. I think that this is the first time I have ever got it as a holiday, rather than moving it to somewhere like July 3rd. Breakfast Bytes will not appear on Monday. So, as is traditional, th...

0 Comments

TAGS:

offtopic | florence nightingale | statistics
Cadence Sigrity at DesignCon 2019

By Sigrity | 17 Jan 2019

Happy new year! We want to invite you to visit us in booth 711 on the DesignCon Expo floor. Learn about how we can address your design challenges with Cadence® Sigrity signal integrity and power integrity tools, multi-gigabit SerDes...

0 Comments

TAGS:

SI | PI | electronics/photonic design automation | DesignCon | Multi-Gigabit | Advanced IC packaging | power integrity | IC package design | IBIS-AMI | DesignCon 2019 | signal integrity | SerDes | DDR | Sigrity
Virtuosity: What's New in Run Plan – Part III

By Priyanka Dadwal | 17 Jan 2019

After two interesting blogs by Yagya Mishra that explained the most popular features of the Run Plan assistant in Virtuoso ADE Assembler , I am writing this third blog in the series to share with you the latest features introduced in the IC6.1.8 and ICADVM18.1 releases.

0 Comments

TAGS:

Analog Design Environment | ICADVM18.1 | Rapid Adoption Kit | ADE | worst case corners | Virtuoso Analog Design Environment | Virtuoso | Virtuosity | Run Plan | Custom IC Design | RAKs | IC6.1.8 | ADE Assembler