Community

読者の皆さん、こんにちは。 ジョブやシミュレーションを実行するために、どれくらいのリソースが必要なのか、誰しも疑問に思ったことがありますよね。これは難しい問題で、一般的には皆さんが考えている上限を確保することになります。ただし、予定した分のリソースを使用しない場合もありますので、その場合、リソースを最適に使用できないことになります。あるいは、予定したリソースの制限を超えたために、ジョブが停止または中断されたというシナリオもあるかもしれません。 そのような場合には、ADE AssemblerのLS...

It is the last day before a break and so I write about whatever I feel like. It's not an official holiday, but I'm going to the East Coast to see my kids, who both live in New York and so I haven't seen them for nearly two years. I haven't seen my 93...

Picking up from where we left off in the previous post , let’s look at some more new and interesting changes made in Hotfix 019. As you might already know, Allegro® System Capture is available both for designers who work alone, in small tea...

There is a new book in the System Designer's Guide to... series, published by i.007e books. The book is written by Cadence's Brad Griffin and is titled System Analysis: Electromagnetic Interference and Thermal Analysis of Electronic Systems. ...

There are only three companies that are on the real leading edge. As you probably know, Intel has been struggling to keep anything close to its tick-tock cadence of process nodes, with problems at both 10nm and 7nm. On July 26, Pat Gelsinger, Intel's...

https://youtu.be/I0AYf5V_irg Made in Long Ridge Open Space Preserve (camera Carey Guo) Monday: HOT CHIPS 2021 Preview Tuesday: Designed with Cadence Video Series Wednesday: July Update Thursday: Offtopic: Immersive Vincent van Gogh Friday: Caden...

It's a Global Recharge Day here at Cadence so why not get recharged by keeping up with the latest news in CFD? For those of you who are readers, there are several good reads this week. (You'll have to click through for the links.) The CFD Vi...

Circuit checks enable you to analyze typical design problems, such as high impedance nodes, leakage paths between power supplies, timing errors, power issues, connectivity problems, or extreme rise and fall times. In this blog, we'll discuss the high impedance node checks available in Spectre and when...

Welcome to the Computational Fluid Dynamics Roundup series, your monthly roundup of the top news and blogs in the CFD domain at Cadence.

“The only constant in life is change” nowhere is this adage truer than in the world of software. Updates, releases, patches … They are a part of our lives as experts work behind the scenes to constantly improve and fine-tune what w...

Most package designs have wire bonding and reusing the wire bond information for other similar dies placed in the design significantly improves the efficiency and reduces the turnaround time. Allegro Package Designer Plus provides Place replicat...

We've been busy improving the usability of the Analog Design Environment products Virtuoso ADE Assembler and Virtuoso ADE Explorer over the recent releases. Click here to check out some of these usability updates that have been added between IC6.1.8/ICADVM20.1 ISR13 and ISR18 in this blog.

Pipistrel is a world-leading designer and manufacturer of small aircrafts specializing in energy-efficient and affordable high-performance aircraft. The first company to fly an electric two-seater in 2007 and the winner of the ...

Cadence has a global holiday tomorrow and Breakfast Bytes will not appear. Back on Monday. Did you see the (excellent) Netflix show Emily in Paris? In one episode, the characters go to see a show which is called Immersive van Gogh. In Paris, it opene...

Welcome to the System Analysis Knowledge Bytes blog series! The first blog in this series focusses on providing a high-level overview of the System Analysis solution offerings from Cadence. It will also provide information about the type of content that you can expect to see in the forthcoming blogs...

ネットリスティングはデザインシミュレーションにおいて不可欠な部分です。ネットリストは、望ましいシミュレーション結果を達成するためにシミュレータにコネクティビティとマッピングの情報を伝えるために作成します。しかしながら、デフォルトのネットリストを使用する代わりにいくつかのカスタマイズを加えたネットリストを使用したい場合があります。どうしたらいいでしょう？ シミュレーション環境のいくつかの設定を変更したい場合、.simrcファイルをカスタマイズします。 .simrcファイルとは何か？なぜ必要か？ ....

After a long writing (and longer editing and approval seeking) process, the AIAA's CFD Vision 2030 Integration Committee has published its first update to the Vision's roadmap. This 71 page, thoroughly cited report assesses progress toward th...

This is the July edition of the now monthly update post, with small updates to existing posts and themes that don't justify a whole Breakfast Bytes post on their own. Cadence is off for a global recharge day on Friday, so Breakfast Bytes will not...

Designed with Cadence is a video series made with Cadence customers about how they used Cadence technology to design real products. Each video is about two to three minutes long. There are currently more than 20 of them, with new ones being added eve...

As usual in August, it is HOT CHIPS. I always find this one of the most interesting conferences of the year. It gives a lot of insight into the specific products being presented, but also a feel for what technologies are being used for the most advan...

Team RF "μWaveRiders" ブログシリーズはCadence AWR RF製品のためのショーケースです。月ごとの話題はCadence AWR Design Environmentのリリースのハイライト, 機能ビデオ, Cadenceの教育関係ネットワークのニュース,ソフトウェアのヒント, トリック, カスタマイズ, 機能のスポットライトの中で変わります。 AWR Design Environment V16 ソフトウェア...

https://youtu.be/cwT7KL4iShY Made on "a tropical beach" Monday: Aerospace and Defense Systems Day...and DAU Tuesday: 75 Years of the Microprocessor Wednesday: CadenceLIVE Cloud Panel Thursday: Cerebrus: The Future of Intelligent Chip D...

The Cadence AWR Design Environment V16 production release is now available for download at Cadence Downloads with design environment, AWR Microwave Office, AWR VSS, AWR Analyst, and other enhancements.

Given that I'm perpetually late on sharing This Week in CFD here on the Cadence CFD blog, I ought to start calling it This Weekend in CFD or Last Week in CFD. But now that we're here... What does a DNS computation on 450,000 cores and a CFD...

Boards and Packages are getting extremely complex and large; what used to be considered large with millions of objects is now close to 100s of millions of objects. Traditional rendering on CPU of such large and complex designs is not scalable for tod...