• Home
  • :
  • Community

Cadence Blogs

Read our latest blog posts and find in-depth technical information in our forums

Go To Forums
Cadence Members

Login with a Cadence account.

LOG IN

Not a member yet?

Register | Membership benefits
  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
  • Paul McLellan
    CadenceLIVE Silicon Valley 2022 Preview
    By Paul McLellan | 26 May 2022
    CadenceLIVE Silicon Valley is back as an in-person event for 2022, in the Santa Clara Convention Center as usual. The event will take place on Wednesday, June 8 and Thursday, June 9. Vaccination You must provide proof of COVID-19 vaccination to atten...
    0 Comments
    Tags:
    cadencelive silicon valley | cadencelive
  • RF Design Japan
    μWaveRiders:Cadence AWR Design Environment グラフ表示のヒントとコツ
    By RF Design Japan | 25 May 2022
    The seventh in the series of AWR Design Environment Tips and Tricks, this blog highlights both common and customized display options for simulation results on a variety of graphs in the AWR Design Environment.
    0 Comments
    Tags:
    RF Simulation | Graph trace | Circuit simulation | AWR Design Environment | Graphing measurements | awr | Graphs | Tips/Tricks | microwave office | Graph axis | japanese blog | Visual System Simulator(VSS)
  • TeamAWR
    μWaveRiders: Cadence AWR Design Environment Graph Display Tips and Tricks
    By TeamAWR | 25 May 2022
    The seventh in the series of AWR Design Environment Tips and Tricks, this blog highlights both common and customized display options for simulation results on a variety of graphs in the AWR Design Environment.
    0 Comments
    Tags:
    RF Simulation | Graph trace | Circuit simulation | AWR Design Environment | Graphing measurements | awr | Graphs | Tips/Tricks | microwave office | Visual System Simulator (VSS) | Graph axis
  • Paul McLellan
    Cadence Shifts into High Gear with the McLaren Formula 1 Team
    By Paul McLellan | 25 May 2022
    Today, Cadence was named an Official Technology Partner of the McLaren Formula 1 Team, starting a multi-year partnership. With Cadence's innovative computational fluid dynamics (CFD) software, McLaren can investigate optimal designs in a shorter time...
    0 Comments
    Tags:
    CFD | Computational Fluid Dynamics | mclaren
  • Sherry Hess
    Successful Thermal Management of 3D-ICs: Accurate, Fast, Efficient and Scalable with Celsius
    By Sherry Hess | 24 May 2022
    Today’s modern electronic designs require ever more functionality and performance to meet consumer demand. These requirements make scaling traditional, flat, 2D-ICs very challenging.  With the recent introduction of 3D-ICs, successful thermal management is even further exacerbated yet Celsius Thermal...
    0 Comments
    Tags:
    3D-IC | in-design analysis | Electro-thermal cosimulation | Thermal Integrity
  • Renault Reduces Fuel Consumption by Optimizing Engine Parts with CFD
    By AnneMarie CFD | 24 May 2022
    Alain Lefebvre from Renault talks about how they used Cadence CFD software to increase the efficiency of engine water pumps, an important feat in the fight to reduce CO2 emissions of vehicles where maximum optimization of every consuming part of the engine counts.
    0 Comments
    Tags:
    Automotive | automotive engineering | electric vehicles | turbomachinery | webinars | green automotive
  • Anton Klotz
    Cadence Academic Network Welcomes Numeca and Pointwise Academic Users to Join Us!
    By Anton Klotz | 24 May 2022
    At the beginning of 2021, Cadence made two big announcements: As part of the Intelligent System Design (ISD) Strategy, Cadence has acquired Numeca and Pointwise. This move strengthens Cadence’s competence in Computational Fluid Dynamics (CFD). ...
    0 Comments
    Tags:
    CDF | Cadence Academic Network | Pointwise | Omnis | university program
  • Vinod Khera
    Leveraging Jasper UNR App for Code Coverage Signoff
    By Vinod Khera | 24 May 2022
    Broadcom developed a code coverage signoff flow using Xcelium simulator’s constant propagation, and Jasper UNR App. So, in conclusion about this entire flow and the benefits of unreachability analysis from Jasper, the constant propagation and Jaspergold unreachability app helped Broadcom in reducing...
    0 Comments
    Tags:
    Jasper UNR app | System Design and Verification
  • Veena Parthan
    Relish the Fluid Dynamics of Chocolate Fountain
    By Veena Parthan | 24 May 2022
    Beyond the beauty and taste of dripping chocolate, explore the history and physics of a non-Newtonian chocolate fountain.
    0 Comments
    Tags:
    CFD | shear stress | chocolate | viscosity | shear rate | Newtonian fluids | chocolate fountain | Pointwise | fluid dynamics | Fidelity CFD | simulation software | NUMECA | non-Newtonian fluids
  • Paul McLellan
    May Update: ACM Digital Library, Open RAN Security, Framework Laptop Upgrade, Malcolm Penn, and More
    By Paul McLellan | 24 May 2022
    Today is going to be my monthly update. This normally runs on the last Friday of the month, but that's a Cadence Global Recharge Day, so we will all be off. For various other reasons, I need to run other posts on Wednesday and Thursday (not even ...
    0 Comments
    Tags:
    112G SerDes | google | semiconductor outlook | ACM | update | open ran
  • Paul McLellan
    Embedded Vision Summit 2022
    By Paul McLellan | 23 May 2022
    Last week was the 11th Embedded Vision Summit. So that means the first one, back in 2011, was just a couple of years after what I regard as the watershed event in vision, the poster session (it didn't even make the main conference) announcing Im...
    0 Comments
    Tags:
    neuromorphic computing | embedded vision | embedded vision summit 2022
  • Claire Ying
    Asian Pacific American Heritage Month Spotlight
    By Claire Ying | 21 May 2022
    May is Asian American and Pacific Islander (AAPI) Heritage Month. We would like to spotlight some of our incredible AAPI-identifying employees to celebrate. We recognize the important influence that the AAPI community has had on the history, culture...
    0 Comments
    Tags:
    inclusion | Culture | cadence | Asian American | LifeAtCadence | AAPI | diversity
  • Paul McLellan
    Rowen's Prisms for Audio and Video
    By Paul McLellan | 20 May 2022
    This week was the 11th Embedded Vision Summit. So that means the first one, back in 2011, was just a couple of years after what I regard as the watershed event in vision, the poster session (it didn't even make the main conference) announcing Ima...
    0 Comments
    Tags:
    Chris Rowen | Embedded Vision Summit | Cisco | embedded vision
  • NASA Turbulence Modeling Symposium 2022 - Roadblocks, and the Potential for Machine Learning
    By AnneMarie CFD | 20 May 2022
    This year’s NASA Turbulence Modeling Symposium is being held in honor of Philippe Spalart and his contributions to the turbulence modeling field. The symposium will bring together both academic and industrial perspectives.
    0 Comments
    Tags:
    artificial intelligence | fluid simulations | turbulence | machine learning | fluid dynamics | NASA | turbulence models
  • Sarita Sharma
    Knowledge Booster Training Bytes – Interactive Short Locator (ISL) in the PVS LVS Debug Environment
    By Sarita Sharma | 20 May 2022
    Check out this blog to see how you can debug shorts using Interactive Shorts Locator (ISL)
    0 Comments
    Tags:
    Cadence Digital Badges | Cadence Blended Training | Physical Verification System (PVS) | Cadence training | training bytes | Cadence certified | Virtuoso Video Diary | Cadence Education Services | PVS | ISL | Custom IC Design
  • Ashish Patni
    Virtuosity: Custom IC Design Flow/Methodology – Circuit Layout
    By Ashish Patni | 19 May 2022
    Read this blog for an overview to the Circuit Layout design stage in Custom IC Design methodology and the key design steps which can help you achieve this.
    0 Comments
    Tags:
    Virtuoso Schematic Editor | Virtuoso Space-based Router | Virtuoso Placer | Layout Suite | Layout | ICADVM20.1 | Custom IC Design | Virtuoso Layout Suite EXL | Virtuoso Layout Suite | IC6.1.8 | Virtuoso Layout Suite XL
  • Paul McLellan
    Photonics Keynote: Transitioning from Electrical to Optical I/O
    By Paul McLellan | 19 May 2022
    At last year's Photonics Summit, actually held earlier this year due to technical issues when the videos were meant to go live, the keynote was given by James Jaussi, Senior Principal Engineer and Director of the PHY Research Lab in Intel La...
    0 Comments
    Tags:
    Intel | Photonics Summit | silicon photonics | photonics
  • Custom IC Japan
    Spectre Tech Tips: Spectre Strobe機能の使用
    By Custom IC Japan | 18 May 2022
    Spectre®回路シミュレータをご利用のお客様で、SpectreのStrobe機能で対応可能な用途にmaxstep機能を使用しているケースが時々見受けられます。そこでこのブログでは、SpectreのStrobe機能の使い方を中心に説明します。 Virtuoso® Visualization and Analysis XL (ViVA XL)やOCEANなどのツールで波形のポストプロセスを行う目的でSpectreシミュレーションを実行し、このポストプロセスを等間隔で行う...
    0 Comments
    Tags:
    Fast Fourier Transform | ADE Explorer | strobe | Spectre Circuit Simulator | Virtuoso Analog Design Environment | Virtuoso IC6.1.8 | japanese blog | ADE Assembler
  • Anton Klotz
    Organic Printed Electronics PDK Education Kit Available Now
    By Anton Klotz | 18 May 2022
    The Virtuoso Education Kit has just been released and now there is already a new kit available: The Organic Printed Electronics PDK Education Kit ! This kit also uses Virtuoso as the main Cadence tool, allowing schematic creation, layouting, and paras...
    0 Comments
    Tags:
    Cadence Academic Networ | Education Kits | Virtuoso | Organic Printed Electronics
  • Lunch & Learn and Women in Engineering at the ASME Turbo Expo 2022
    By Veena Parthan | 18 May 2022
    Cadence is looking forward to meeting with you at the 'Lunch and Learn' and 'Women in Engineering' sessions at ASME Turbomachinery Expo 2022. Seats are limited! Register today to ensure your spot.
    0 Comments
    Tags:
    CFD | Lunch and Learn | turbomachinery | ASME Turbo Expo | Pointwise | Turbo Thursday | Cadence Fidelity | women in engineering | engineering | simulation software | NUMECA | Women in CFD
  • Paul McLellan
    Arm SystemReady Compliance Using Emulation
    By Paul McLellan | 18 May 2022
    Yesterday in my post Cadence and Arm I wrote about how Cadence has worked with Arm over the last decade or more. Well, it is Arm again today since there is an Arm event at which Cadence is giving one of the presentations. Today is the second day...
    0 Comments
    Tags:
    AVIP | Perspec | systemready | Palladium | Emulation | ARM
  • Virtuoso Release Team
    Virtuoso ICADVM20.1 ISR25 and IC6.1.8 ISR25 Now Available
    By Virtuoso Release Team | 18 May 2022
    The ICADVM20.1 ISR25 and IC6.1.8 ISR25 production releases are now available for download.
    0 Comments
    Tags:
    Analog Design Environment | Cadence blogs | Virtuoso RF Solution | Virtuoso Visualization and Analysis XL | Virtuoso RF | Layout EXL | Virtuoso Analog Design Environment | Virtuoso | ICADVM20.1 | IC Release Blog | Virtuoso ADE Explorer | Virtuoso Layout Suite | Custom IC | Virtuoso ADE Assembler | IC6.1.8
  • Supriya Srivastava
    ASCENT: Training Insights: Get Rid of Design Errors in Allegro System Capture
    By Supriya Srivastava | 18 May 2022
    With thousands of components connected across a multi-layered board, anticipating the complexity of your layout design at the logic design stage can be quite a challenge. For example, how to ensure that the logical design you are trying to create fun...
    0 Comments
    Tags:
    System Capture | 17.4 | Design Rule Checker | 17.4-2019 | Training Insights | Allegro System Capture | ASCENT | Schematic
  • Parula
    Virtuoso Meets Maxwell: Improving Manufacturability and Yield
    By Parula | 17 May 2022
    This blog is to announce the official release of the Fillet capability. The Fillet capability is another remarkable addition to our existing Virtuoso RF features portfolio. For analog and high-speed circuits, or areas of a design where shock and vibration to the design might disrupt connections, adding...
    0 Comments
    Tags:
    fillet | metal density | Virtuoso Meets Maxwell | Virtuoso RF Solution | T connections | Improving Manufacturability and Yield | Virtuoso RF | tapered traces
  • Paul McLellan
    Cadence and Arm
    By Paul McLellan | 17 May 2022
    I've been working with Arm for longer than Cadence has. In fact, I was working with Arm before it was Arm, back when the Arm 1 was a processor developed by Acorn Computers (the A in Arm originally stood for Acorn). I described my early involveme...
    0 Comments
    Tags:
    vlsi technology | cerebrus | Innovus | ARM
>