Get email delivery of the Cadence blog featured here
EDPS, the Electronic Design Process Symposium, is coming up next Monday. It will be on Thursday, October 3 and Friday, October 4. Once again it will be held at SEMI's offices in Milpitas. I think of it as Gary Smith's conference, since he was always one of the main organizers. He was also the most vociferous about the conference continuing to be held outside Silicon Valley in Monterey. While I used to enjoy the drive down the coast as it was getting light, and dinner in the yacht club, I think it is more practical being in Milpitas.
I always learn something new at EDPS, and I'm sure you will too if you go. For example, EDPS was:
Here's the program for 2019. Both days start with registration and breakfast at 8:00am. You'll spot two themes that run through all the sessions: artificial intelligence, and implementation of systems using advanced packaging.
The opening keynote will be by Rob Aitken, a Fellow at Arm (pictured) on Security and Safety, Especially in Automotive.
Ellie Burns of Mentor on High-Level Synthesis
Jae-Gyung Ahn of Xilinx on Design for Thermal Reliability in 7nm
Srinivas Bodapati of Intel on AI Chips Everywhere but Where in Chip Design?
Jim Hogan of Vista Ventures will moderate a verification panel.
9/13 UPDATE: the panel will be:
Anthony Hill: CEO and Founder, AdapdixAdnan Hamid: CEO and Founder, Breker Verification SystemsGautam Kavipurapu: CEO and Founder, Xceler Systems
Chris Hotchkiss, VP of the Datacenter Group at Intel (pictured) on Cloud Security
Nagata Makoto of Kobe University on Side-Channel Attacks
Gang Qu of ISR on Hardware-Based Security
Sohrab Aftabjahani of Intel on AI-Based Security
Zongyao Wen of Synopsys on Security in Standard Interface Protocols
Herb Reiter of EDA2ASIC on Transition from Single-Die SoC to Multi-Die System-in-Package
S.B. Park of Binghampton University on Packaging Materials Characterization and Modeling
Timothy McMullen of FormFactor on Advanced Packaging—Changing the World of Wafer Test
Craig Hillman of DfrSolutions/ANSYS on Design for Reliability
I assume that this will be like last year, and dinner will be brought in to SEMI from a local restaurant.
The dinner keynote will be by Joe Sawicki, EVP of EDA at Mentor (pictured), on...you'll just have to come and find out.
Thomas Anderson of Synopsys on Where Are We on the Road to Artificial Intelligence in Chip Design?
Ajay Baranwal of CDLI on Accelerating Semiconductor Manufacturing with Deep Learning
Sanjay Choudhary of NVIDIA on AI-Accelerated Computational Sciences Using Physics and Data-Driven Point Cloud Neural Networks
David Pan of UT Austin on AI-Enabled Agile IC Design and Manufacturing
Raanan Gewirtzman of ProteanTecs on A Deep Data Approach to Quality, Reliability, and Time to Market
Georgios Konstandinidis of Google on Circuit Reliability Mitigation Techniques and EDA Requirements
Ravi Mahajan of Intel on Advanced Packaging for Heterogeneous Integration
The closing keynote will be by Prith Bannerjee, CTO of ANSYS, (pictured) on Use of AI/Machine-Learning in Engineering Simulation and Design.
Conference chair Ramond Rodriguez of Intel wraps up the meeting with feedback and a discussion on the direction for EDPS 2020.
More details on the EDPS website. Here is a link for registration. There is a $40 discount if you register before September 20. I'll see you there.
Sign up for Sunday Brunch, the weekly Breakfast Bytes email.