Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Every two days, we create as much information as we did from the beginning of time until 2003, according to Dr. Xin Li, an associate professor in the Department of Electrical and Computer Engineering at Carnegie Mellon University. Every minute, we send 204 million emails, 1.8 million Facebook likes, and 278K tweets, he noted. And, as a parallel to Moore’s Law, the total amount of data being captured and stored by the industry doubles every 1.2 years, he said.
“That’s big motivation for us to work on Big Data,” Li told an audience at Cadence San Jose headquarters on February 24. During his talk, “Machine Learning for Emerging Applications—Circuit, Brain, and Automobile,” Li discussed three emerging machine-learning applications:
At the heart of these applications are machine-learning algorithms and hardware accelerators to turn all of the associated data into actionable insights.
Dr. Xin Li of Carnegie Mellon University discusses machine learning with an audience at Cadence San Jose headquarters.
For circuits, machine learning involves collecting a large volume of circuit data for test and diagnosis. Circuit test yields data that is then run through data analysis and mining, resulting in yield learning. Given how expensive analog/mixed-signal testing can be, Li posed the question of whether we can predict wafer-level spatial variation patterns in order to reduce test costs. Following this approach, initially, we can test a number of chips to predict the spatial variation pattern. Based on these initial test results, we can predict performance of other chips.
In collaboration with different companies, Li has come up with a technique called Virtual Probe, based on compressive sensing. He also considers variation modeling as a linear regression problem by using discrete cosine transform (DCT). The result of these techniques is an under-determined linear equation, and additional information is needed to uniquely solve this equation. He and his collaborators explored sparsity to find a unique, deterministic solution from the under-determined equation.
Beyond reducing test costs, Li wanted to know whether we could do more. After all, if yield is low, costs are still high. What can be done to further reduce costs by salvaging defective chips? Self-healing, said Li, is an answer, following an approach to fix failed chips at the tail of the distribution. Self-healing can help improve circuit performance and reduce design overhead, he noted.
Machine learning, in turn, provides techniques to build models to predict chip performance. Li then discussed how a novel Bayesian model fusion framework can be used to substantially reduce model recalibration costs by quickly updating indirect sensor models to accommodate wafer-to-wafer variations.
For the remainder of his hour-long talk, Li discussed the brain and the automobile. Brain-computer interfaces are creating a direct communication path between the brain and external devices in order to do things like control prosthetics. Rather than simply training one part of the body, such as a paralyzed limb, such an approach would provide a more well-rounded rehabilitative experience by also training the brain.
As for automobiles and machine learning, that’s where autonomous driving comes in. Li noted that while today’s hardware implementations based on CPUs/GPUs is technically functional, it is also financially expensive. An alternative computing platform consists of customized SoCs with several vertical layers (application-specific accelerator, vector processor, DSP, CPU). While an SoC-based platform covers a broad range of computing tasks, it does come with high manufacturing costs and difficult software verification. Said Li, “Our vision here is, you need a heterogeneous system and FPGAs play a role here. Once you have that FPGA component, it will allow you to program your hardware to fit the different computational tasks.”
“We live in a very Big Data world, that gives lot of opportunity, not just for computer scientists but for hardware people,” concluded Li. “Predictability is important. Now that Moore’s Law is slowing down, we need other ways to predict what is going on in the future. “