Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
In this demonstration, we'll show how to perform the following actions:
Question of the Day: Did you learn anything new in this video? Or did you know these things already?
Hi Alfredo! The Verilog netlist I loaded in this case his modules in it that instantiate standard cells. Each of the pink boxes I resize in the video is a module, and beneath each of the modules are standard cells. If you have access to the Encounter software, the design I'm working with is in the "gift/tutorials" area- the module is "tdsp_core". So, they're not black boxes- they have content. Encounter does support black box flows, but the use model where the partition candidates have content is more commonplace.
What design you load in order to start ? just verilog that instantiate black boxes ?
Hi Abhishek- It is an important point you bring up- that changing the size of the modules can have an impact on the overall quality of results. In this demo I was primarily seeking to show how to manipulate the design from a tool maneuver perspective, but you're right to raise those concerns.
And Dimitris- So far I've only posted a couple of these screencasts (the other merely shows how to "Apply All" and you've probably stumbled upon that one. I'll be looking to expand the library of these demos in the coming weeks and tops down hierarchical design will be a likely topic I'll discuss. Thanks so much for your positive comments! I appreciate them.
An excellent and very helpful video. Are they any more for the Backend Design Flow? They would be extremely useful for integrating the top-down design flow for standard cell-based design. Thank you and congratulation!!!!
Didnt know that subsystems size can also be changed while doing FP,wud like to see Placement/CTS/STA impact of such FP - then the story wil be complete i guess.
Bob, I'm excited to see what you produce for future demos. We're definitely interested in Global Timing Debug. Gert did an impromptu presentation for our block designers on-site, but a demo video would be a great resource for those who missed it or need to review the details presented. I'll send you a message as soon as I think of other topics that our designers would find helpful.
Hi Kari- thanks for pointing out the subtle ctrl-resize trick you learned in the video. I wasn't familiar with the Preferences approach that you mentioned so I learned something too!
Valerie- thanks so much for checking out our blogs and leaving a comment. It was great meeting you at CDNLive and I look forward to keeping in touch with you through this site. I'll see if I can raise the bar in future demos and go into more advanced topics. Any suggestions for functional areas you might be interested in? Global Timing Debug, the Pin Editor, and Partitioning are a few I've got in mind for upcoming screencasts.
Great blog! I'm already familiar with the topics discussed in the video above, but love what you're doing here! Keep it up! I look forward to seeing this community grow!
Bob, I did learn something new! I always maintained the module area by going into the Design->Preferences->Display form and setting the Box Stretch Restrictions to Maintain Area. The ctrl-key shortcut is so much quicker, and no need to reset the parameter afterwards. Thanks! :-)