Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Here is a question for all the power grid designers out there: Do you see the need to do quick early dynamic rail analysis during floor and power planning stages of our design? With introduction of the Cadence Encounter Power System today, Cadence First Encounter and SoC Encounter users will have access to the Encounter Power System signoff engines during floor or power planning design stages at no additional cost. This analysis, called Early Rail Analysis (ERA), allows correct-by-construction power grid design. Designers can quickly draw current regions, leverage the Encounter Power System power engine if needed, use fast extraction and virtual connectivity to quickly analyze optimal location for their IOs, blocks and power grid mesh. The consistency of the engines during ERA, optimization and signoff shortens design cycles and avoids last minute signoff surprises ERA currently allows only static power and IR drop analysis, but a few customers have asked us for ability to do dynamic ERA as well.This would allow study of the grid at floor and power planning stages using block current signature and capacitance as inputs. I am very curious to know what other designers think about this feature. Do you see a significant use for it?
Having just been to hell and back with some tough dynamic IR issues, I think running dynamic in the early stages can be critical. On this particular block I've been working on, we have had to go back and change the floorplan many times (trying different PSO switch patterns), which means starting the block from scratch each time. If we had done early dynamic analysis, we could have come up with a solution closer to the beginning. I will definitely be running ERA on my next project.
Since we currently only have Encounter-XL licenses, I think our initial exploration will be with early rail analysis. I'll let you know as I get an opportunity to try this out on our end.
Hi VYoh Glad to hear you enjoyed the demo. Do you also plan to use EPS within the implementation platform, or just signoff?
Definitely! My previous experience with power analysis at Cadence was through VoltageStorm. Quite a bit of setup was required and the flow to follow took some digging to figure out. The EPS demo at CDNLive! peaked my curiousity. I'm looking forward to checking this out after I leave the conference.