Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
When people say "ECO" in the context of back-end digital implementation tools, they can mean a number of things:
I consider these all part of a similar family of functionality. They're pointed at surgically altering the existing database for whatever reason and implementing just a small change in the design while leaving everything else undisturbed. This can be hugely beneficial for accomodating late-breaking changes to the design specification or repairing bugs in the RTL.
In Encounter, "ecoDesign" is the super-command targeted at implementing ECOs. The input is an existing Encounter database along with a new Verilog netlist that describes the desired logical netlist. Here's a simple example of an ECO that Encounter could be tasked with implementing and how you'd instruct the tool to do so:
Here's how we'd do it:
This will instruct the tool to load the new netlist while refering to the old physical database. It will then compare the new netlist to the old and retain as much physical information as possible while preparing the database for incremental routing. Finally, it will implement surgical changes to the routing to finalize the ECO. Conceptually, this is why it is advantageous to perform an ECO as opposed to
completely respinning. It's all about minimizing turnaround time and
reducing the uncertainty associated with changing the entire design.
Here's what the database would look like after ecoDesign. Note how the connection is changed, but the old unaffected routing isn't touched:
I'll be writing about other nuances related to ECO in future blog entries so I wanted to share this as a foundation for further discussion. Developing an ECO strategy is something I've seen successful design teams do while implementing their first chip -- not only because they want to make their designs amendable to future re-spins but because they want to speed their first release to market by spinning late breaking changes effectively.
Further Reading: The ECO Flows Chapter in the Encounter User's Guide is actually pretty good. It covers a wide variety of ECO types and gives detailed step-by-step insight into the steps ecoDesign performs to implement an ECO.
Have you used Encounter's ECO capabilities? We'd love to hear about your experiences.
I already used a few times that command with success, no bad timing impacts around, complete flow in one command, eco report confirmation, in one word fine ! .
If we could find the same kind of command to achieve a design with adding specific delays on targeting pins, on some points there is no violations but have to be delayed, it will be fantastic.