Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
AUSTIN, Texas—The EDA industry needs to move beyond EDA.
Sound counterintuitive? Not so much when the words come from
the lips of Chris Rowen, the founder and CTO of Tensilica, and a guy I consider
one of the most articulate observers of our industry.
And while it's counterintuitive, it's in fact not even
at odds with EDA's traditional bread-and-butter proposition: tools to solve
complex design problems.
Rowen, to be sure, has a unique seat from which to offer his
views. Tensilica has been a longtime provider of data-plane processors in the IP space, where hardware meets software, where architects grapple with so many integration and design issues. Rowen sees Moore's law and its effect on SoC design (see embedded video
outtake below) continuing to force specialization into and around that device. But as that happens in near real time, we can get lost in the weeds if we're not careful.
"I would put it in crude terms of moving past EDA, past the
focus of ‘this is how you do it' much more to today ‘this is what you should
do.' Meaning, (EDA) is a lot more central to defining, architecting, building,
programming these silicon platforms. And (it's) less about taking the
architect's conception of it and doing the back-end implementation."
Up and Away
Over time, everybody in the electronics ecosystem moves up
the abstraction ladder. For example, a systems company that started out
supplying routers for a network becomes the network provider over time; its engineers increasingly focus on the
network architecture and software layer and software services that run on their hardware. At that point, semiconductor vendors begin moving up to build
systems and subsystems on silicon and help out those systems engineers with their hardware challenges.
That has implications a rung or two down the ladder.
Said Rowen, as we chatted during a quiet moment at the 50th
Design Automation Conference:
"I do believe as the semiconductor guys have to move up and
up in abstraction—they really are building the cell phones, they really are
building the networks, the server farms, they're building things way up in that
hierarchy—the question of the chip architecture can and should be left more and
more to efficient suppliers who are able to fill in the holes."
"Where exactly that line gets drawn between what the SoC
architect at Intel, Qualcomm, Marvell, a HiSilicon does and what we as
suppliers of infrastructure into their product is drawn, I don't know. It
changes over time."
In those little vacuums, IP providers and EDA vendors will
find enormous opportunity, Rowen believes.
"Not only are people going to be interested in subsystems,
they're going to be interested in how the methodology wrapped around the
subsystems becomes the methodology for the integration of the subsystems and therefore
becomes the method by which you define, architect, program, build the chip."
At a busy DAC, his first since Cadence acquired Tensilica,
that was what was on the mind of one of the industry's great technologist-poets. Rowen's not suggesting EDA abandon its core business, of course, but it never hurts to be reminded that in a relentlessly changing electronics world, rethinking one's strengths and opportunities should be just as relentless.
Here's a snippet from that conversation:
NI CEO Sounds Call for Platform-based Design at DAC 2013
Cadence CEO at DAC 2013: 'I've Doubled, Tripled Down on Semiconductor Investment'
Freescale CEO at DAC 2013: "Internet of Things" Brings Opportunities, Challenges
Samsung DAC 2013 Keynote: EDA, Semis "Not Well Prepared" for Next Mobile Revolution