Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Is NVIDIA's decision to license its Kepler GPU core a
stunningly shrewd business move that brings a compact, powerful but low-power
piece of IP into the SoC design world? Or is it a Hail Mary pass destined to
slip past outstretched hands?
The cop-out answer, of course, is "it's too early to tell," but let's walk through the scenarios because NVIDIA's decision is emblematic of the
roiling change in system design today.
NVIDIA Executive Vice President and General Counsel David Shannon
announced the decision in a blog
post on June 18, saying:
"It's not practical to build silicon or systems to address
every part of the expanding market. Adopting a new business approach will allow
us to address the universe of devices. So, our next step is to license our GPU
cores and visual computing patent portfolio to device manufacturers to serve
the needs of a large piece of the market."
A broad strategy will begin with the NVIDIA Kepler
architecture. Its performance and functionality are pretty well known; the
core is at the heart of the next-generation Tegra mobile processor (Logan)
and the current GeForce, Quadro, and Tesla graphics processors. In addition, Shannon
points out in his post that Kepler "operates in the half-watt power envelope."
Cue dramatic orchestral music as the curtain rises on a new
mobile applications market for NVIDIA (mobile).
So there is clearly plenty of potential for the
cores-licensing strategy (and it's not new to NVIDIA, which licensed GPU
technology to Sony and patents to
Intel). But the road to paradise is not always strewn with red roses.
From a business perspective, the licensing of a core is not
the same as selling an IC. For one thing, there's a different revenue stream
from your customer, who has to sell its devices with your cores before you see
Says Semico Industry Analyst Rich Wawryzniak, "One of their
GPUs could go as high as $30-$40 per part. They'll never get that licensing IP." Well, yes and no: ARM's shown you can make it up in volume, but there
aren't many ARMs in the IP business.
But the big challenge is in the design-in process. A
standalone processor solves a big bounded problem for a system architect. And in
relative terms, it's a turnkey solution. Convincing an SoC designer to
incorporate your graphics core into his or her IC is a more complex process not just because it's a competitive space but because the process and methodology of IP integration is still evolving.
"You're not buying the IP like a frozen leg
of lamb from the butcher and all you have to do is pop it in the oven. You need
an infrastructure internally to manage the IP."
While engineering consultant and EDA DesignLine editor Brian
Bailey says "having a design
does not make you an IP company," he also notes that a serious, marshaled IP
effort at NVIDIA will drive the company's long-term R&D. That means new
directions and opportunities.
And "Not all
chips need to be the most powerful; they may need to be the most power frugal,"
Cool graphics, coming to an IP block near you, tell you I do. (source: NVIDIA.com)
This churn is
amid rapid change in system design. Differentation, as Frank Schirrmeister
points out in a cogent post on the System-Level Design Community site, is increasingly
hard for semiconductor vendors. He writes:
"With the IP providers providing more and more complex subsystems and the value in system houses moving upward into applications—essentially making the hardware for phones and tablets delivery devices for applications—the differentiation of semiconductor vendors has become harder and harder."
Simply put, semiconductor vendors are looking to move up into the software stacks at the same time they're considering moving down into the IP space.
"In the future, if you are not a systems integrator, you will be
an IP supplier. There can be systems integrators at the board level, but most
will be at the chip level," says Bailey.
This means tough decisions lie ahead
for silicon providers, and, in the end, the only wrong answer is
staying the course. Technology, business, and methodology change so
relentlessly that the only alternative to change is death or irrelevance (which is the same thing as death in the Silicon Valley). NVIDIA Chief Scientist Bill Dally sounded the call for change when he talked about what he calls the digital productivity crisis in a Design Automation Conference talk this month.
Tensilica co-founder Chris Rowen
sketches out three change scenarios and their challenges for companies in similar situations.
that requires so much market know-how in all these different segments and a
willingness to mix high-margin and low-margin silicon business together," Rowen
(that) doesn't work in practice because resources and corporate priorities
remain focused on the chip business," Rowen says.
It's rare for a
silicon vendor going 200 mph to pivot gracefully into new models and markets,
but when it happens it's a beautiful and awe-inspiring thing. NVIDIA is chock
full of smart people—led by cofounders Jen-Hsun
Huang and Chris Malachowsky—and they have as a good a chance as any company
to do it. And in 2013, there's an ecosystem around them to help out.
I'll follow up a
post on the impact on EDA, but for now...
NVidia’s Bill Dally: Chip Design Should Take Days, Not Months