Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
There are some inescapable truths in electronics design: The more challenges we overcome, the more we want to confront new ones and topple them.
Today, we know, the level of complexity for most designs is staggering. To achieve our cost and form factor design goals, we are deep into the era of mixed-signal design and system integration. Complex systems-on-chip (SoC) not only have to include blocks of digital and analog circuits, but they must be verified now together, not separately.
The prior methodologies of integrating and verifying this IP--black box IP, whether digital or analog--is no more because engineers must understand the functionality of the complete system, including how each "black box" is interacting with its neighbors and the larger system.
In the relentless pursuit of better design and verification methodologies coupled with shrinking design-cycles, real-number modeling is emerging as a smart verification choice within the spectrum of verification methods (see chart below), from accurate-but-slow SPICE simulation to faster-but-less-accurate RTL modeling (Verilog-AMS, VHDL-AMS, etc.).
And thanks to the February ratification of IEEE 1800-2012 (SystemVerilog), real-number modeling takes on a greater and more accessible role in verification.
"We're enabling system-level engineers to integrate robust and more accurately abstracted real number models," said Sathishkumar Balasubramanian, Senior Manager, Strategic Initiatives within Cadence's Chief Strategy Office. "Cadence has contributed to the standard, and we're among the first to support the standard."
Balasubramanian said Cadence has supported many of the capabilities in this standard before in other modeling languages, such as Verilog-AMS. And now Virtuoso supports the latest IEEE-ratified aspects of real-number modeling.
"Now engineers who are using Verilog-AMS will have a smoother migration path to SystemVerilog real number models and vice versa," he said, adding, "we're enabling a different set of users."
New User Base
What does he mean by that?
Traditionally, "SoC guys are using digital verification and they're using mainly SystemVerilog as a go-to standard to write the full chip verification," Balasubramanian said.
Real number modeling with System Verilog and other languages allows the simulation of discrete, floating-point real numbers that can represent analog behavior which, for example, could be voltage, current and/or impedance. RNM enables users to describe an analog block as a signal flow model, and then simulate it in a digital solver at near-digital simulation speeds.
For analog and mixed-signal block verification, RNM can be used to speed high-frequency portions of the analog signal path-which take the longest to verify in simulation-while DC bias and low-frequency portions remain in SPICE.
"The real advantage," Balasubramanian said, "is RNM enables in top-level SoC verification, where engineers can represent all electrical signals as RNM equivalents and stay within the digital simulation environment."
In February, IEEE ratified IEEE 1800-2012, which melded the best features of VHDL and Verilog-AMS real-number modeling into SystemVerilog.
The new features in the standard overcome issues with prior versions of SystemVerilog (2009 and prior LRM) by enabling:
While the ratified standard is relatively new, it's being embraced already by users, like thirsty hikers rushing to a stream. The importance of what real-number modeling enables for verification teams probably can't be overstated.
There are a number of resources from which to learn more, some listed at the end of this post.
Perhaps one of the most valuable deep dives, however, will be the day-long Cadence Mixed-Signal Technology Summit, Oct. 10 in San Jose. We'll hear from customers using the methodology and the agenda has two RNM-specific slots at 1 and 1:30 p.m.
Click here to register for the Mixed-Signal Technology Summit.
--Mixed-Signal Methodology Guide
--Solutions for Mixed-Signal SoC Verification
--Virtuosity: 16 Things I Learned in July by Browsing Cadence Online Support
--Webinar: Is SystemVerilog the Future of Mixed-Signal Modeling?
--Mixed-Signal -- Successful Tech-on-Tours, Huge Focus at DAC 2013