Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
If you look back over the past two decades of
processor-architecture design, you could say the period is defined broadly by
Chris Rowen, the founder of Tensilica and now, since Cadence's
acquisition of Tensilica, a Cadence Fellow, used the phrase in the title
with that evolution in mind. The ability for "applications" (i.e. design
engineers) to dream big today is directly related to today's design freedom.
Rowen described all this in a
presentation before the Linley Processor
Conference 2013 in Santa Clara (Oct. 16), during which he touched on the 10th
generation of Cadence's Tensilica Xtensa data plane processor architecture. The
architecture was first rolled out in 1999 and the water that's roared under the
bridge since then has been quite a sight.
Back then, the company's initial product was "a rather
narrowly defined set of extension and configuration options on top of a conventional
five-stage pipeline 32-bit RISC machine," he said in an interview.
Back then, a typical core CPU might have comprised two-thirds of the final processor.
Today, that core is a fraction of what the final processor
is, and Xtensa is a completely different animal.
"We're created much more freedom in letting each SoC team define
their architecture to fit the applications.This allows much more
potent highly parallel architectures, so that the base 32-bit core is often
just a few percent of the final processor."
Up the chain
This comes against the backdrop of a breathtaking but nevertheless
logical evolution of system design in recent years. Moore's Law's effect on
functional integration means successful electronics companies move up the food
chain a little bit to deliver more value to their customers and capture greater
So whereas cores vendors once were a cog in a big churning wheel,
increasingly they're defining rather complete subsystems and making big
contributions to the full-chip requirements because of all the hardware
and software functionality they deliver.
Their customers, in turn, are defining system requirements for
Seen in that light, Xtensa, 10 generations on, is a vast
superset of what it was, all built along this degree-of-freedom road. And it
addresses, among other things, the four "pinch points" in data-intensive
Xtensa 10 and Xtensa LX 5 (Tensilica's 5th
generation SIMD/VLIW extensible processor) attack these problems with:
level of sophistication and optimization in the compilers, the models that are
generated, the kinds of bridges to on-chip interconnect, the automatic characterization
of the performance characteristics of a given core and software in a vertical
area--it's hugely enriched to make analysis and optimization and configuration
as quick and complete as possible."
Up the food chain, engineers in the
software-defined-everything era we're in are increasingly relying on this
functionality to build their systems. It's the stuff that applications dreams
are made of.
Need to Move "Past EDA": Tensilica Founder Rowen
Tensilica Founder Chris Rowen - Perspectives from an IP/SoC Pioneer
Cores: How to Get There from Here