Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Fellow Chris Rowen and I have
talked about this a few times this year. Last week, Kurt Shuler, VP of marketing at Arteris, articulated his version of the
story during a presentation at the Semico
Research IP Impact event here.
Gorillas in the midst
simple version of Shuler's argument is this: A new breed of systems companies is wielding enormous
silicon-design influence today. They're doing it because they can; they're
doing it because they have to. Their system needs are so tightly defined and
requirements for optimization are so unique that they've had to assemble huge
engineering teams to create customized or semi-custom designs.
either doing it themselves all the way to the foundry door, or their
engineering teams are attached to the hips of their silicon partners.
"The algorithms you
need to do web search are different than what you need to do e-commerce are
different than what you need to do social networking side."
addition, they're often responsible for vast server farms that must be
optimized for energy usage. In some cases, 3% of the power flowing into these
farms is used for useful data analysis, Shuler said. Referencing an Electronic Design article
by Cadence's Arif Khan and Osman Javed, Shuler added that often a third of it goes to
cool the system itself. That puts even more pressure on the design team.
"What big data
enterprise companies have is a heat dissipation problem. They are struggling to
figure out how can they make servers and routers do a better job of converting
power into something useful and not just heat."
the traditional silicon vendors are challenged to meet these custom or
semi-custom design requests within the confines of their traditional (and
non-custom) manufacturing models.
some cases, these system houses have bypassed silicon vendors and designed
their own chips, leveraging commercial IP such as ARM cores.
raises the level of fear, uncertainty, and doubt among silicon vendors.
in Shuler's slide nearby you can see how silicon vendors might be squeezed from cash-rich customers above and by IP vendors below (vendors who could bypass them
altogether to get designed in).
vendors are sandwiched. Between these guys who have tons of money to ... design
their own chips and these guys down there who are enabling anybody to build
for silicon vendors, it's not yet time to hit the panic button. That's because
some of these OEM/systems houses won't take on the cost risk of designing their
argues that silicon vendors need to:
The future of IP, EDA
does this mean for IP vendors? Huge opportunity. Today, IP vendors sit at one
end of the innovation food chain. While their value proposition includes design
flexibility, IP vendors can struggle with pricing because their semiconductor customers
can always threaten to design that particular block themselves.
in this brave new world for IP vendors include:
The EDA play
then there's the consolidation angle. It's no fluke that EDA vendors have been
buying IP companies at a feverish pace in recent years.
technology not only adds a tool to the software sales belt; it facilitates a
conversation with customers farther upstream as well.
-- What Do Applications Dream About?
-- We Need to Move "Past EDA": Tensilica