Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Last week, we
checked in with Cadence fellow Chris Rowen to get a perspective on some
higher level trends in the evolution of electronic system design.
This week, the
annual ISSCC conference is underway in San
Francisco, where researchers from around the globe share insights into circuit-
and system-design breakthroughs.
surprisingly, Stanford Prof. Mark Horowitz (right) offered a keynote to the massive
crowd that echoed some of Rowen's insights. (I say "not surprisingly" because
both Horowitz and Rowen share Stanford as a key connection).
talking in the context of wearable electronics and mobile systems, argued that
expeditious way to get to those types of systems is to think more about
specialized silicon and better algorithms.
think about applications that don't access memory very much, you can see why
specialization can help. Specialization is not so much about hardware, but you
have to move algorithms to a much more restricted space."
He went on to say:
we want algorithm designers to play and create better computing devices, we
have to minimize the cost to them to do exploration. We have to give them a
much higher level development platform in which to play. We can take sets of
hardware and build a strong environment so designers can write code."
In his presentation, Rowen described how we are entering the era of the "globalization of
processors" in which applications find their way to the most appropriate
processors and domain-specific languages take hold to ease design complexity and
boost engineering productivity.
"Energy-efficient, complete solutions can be obtained only
with optimal alignment across the pre- and post-silicon phases of energy
optimization, supported by unified design flows, abstractions, and formats."
Rowen went on to say there are still plenty of intriguing questions.
Horowitz pointed out, perhaps reassuringly in this time of
"If technology is scaling more slowly, there's not going
to be a killer microprocessor that outdoes you in two years when your product
first comes out. The techniques that we need to do design are stabilizing, so
let's codify those and make them easier to do."
More food for thought as our amazing electronics design
world evolves to confront new challenges.
--“Globalization of Processors” Transforming Electronics Design—Cadence’s Rowen