Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Venture Capitalist and EDA luminary Jim Hogan (pictured, background, left) may have put it best during his Tuesday luncheon presentation when he said DVCon probably has outgrown its space at the Doubletree Hotel in San Jose. This once-sleepy but focused event was the watering hole for a relatively small band of verification engineers tackling bleeding-edge problems.
But as verification continues to consume more design time and the challenges—especially at advanced nodes and with 3D and FinFET structures—escalate, more verification engineers are attending and are being joined by more design engineers.
Hogan, in an interview with me, described some of the challenges when he said the design value chain is breaking and needs to be reconstituted. Partly this is due to the verification challenges at advanced nodes and with 3D and FinFET structures; partly it's due to the demands of hardware-software co-design: We no longer can design complex SoCs and systems in serial (hardware then software) and expect to get to market in a reasonable timeframe. So codesign is the obvious approach, but how do we verify as we go? How do we manage that complexity?
Cadence CEO Lip-Bu Tan in a keynote presentation described how non-traditional engineering customers at the system level are engineering their own systems and SoCs, and changing the EDA/IP value chain as they embrace this.
Those were some of the views from above, if you will. On the ground, a packed poster session on Tuesday featured informal presentations from a host of EDA vendors and their customers.
Richard Goering corralled two Cadence colleagues, Jose Barandiaran and Bin Ju, to talk in separate interviews about two approaches to formal verification (see below).
Jose Barandiaran on using formal approaches to verify security keys:
Bin Ju on applying formal methods for SoC connectivity:
We'll post more highlights from DVCon 2014 in the coming days, so stay tuned.
—Lip-Bu Tan at DVCon 2014: EDA/Silicon Ecosystem Crucial to Innovation
—VIDEO: VC Jim Hogan on EDA, System Design's Future