Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Google's Project Ara, the so-called
"Lego" smartphone architecture unveiled in April, means intriguing new design
options and opportunity for IP providers in the near term and raises profound
questions for open-source hardware in the long term.
If you missed the buzz, here's
some background: Project Ara, which was initiated at Motorola Mobility, uses
the MIPI Alliance UniPro and M-PHY protocols as the backbone for a modular
electronics architecture inside a smartphone "endoskeleton." Using electro
permanent magnets (they don't need a permanent charge to keep the bond),
designers and consumers can affix various functional modules to build a
customized smartphone--say one with special radios or more powerful imagers or
"Designs will have to be done
modularly to work with the endoskeleton of the phone," said Arif Khan, product
marketing director with Cadence. "Modules will need to play nice with each
other, but if you can get it to work, the ideas and opportunities could be
MIPI UniPro is a multilayer
protocol designed to enable the tunneling of multiple communications protocols
within the system. Layer 1/1.5 include the M-PHY and PHY adapter; Layer 2, the
data link layer for error correction, among other features; Layer 3 includes
ID-based switching; Layer 4 is the transport layer interface to the
UniPro's Unique Opportunity
David Rutledge, chief technologist at Lattice whose FPGAs are being leveraged in the Project Ara Mobile Development Kit, as--among other things--the low-power programmable interface for UniPro, said:
"Project ARA is using (Lattice FPGAs) exactly as intended: high-speed communications of multiple protocols in an extremely low-power device. Ara is a good application of the technology, and it's exactly why UniPro was built. I think this is a major endorsement of the UniPro standard."
Khan said that for
semiconductor makers, Project Ara will be about building chips that will be low
power and work over the endoskeleton using the MIPI M-PHY and UniPro stack to
communicate. At the same time, there is still the challenge of adapting the
UniPort (UniPro + M-PHY) to be used with the adapter/connectors. However, beyond the use of UniPro for just
the UFS and CSI-3 protocols, this is a great statement of the intended use for
UniPro - a unified protocol bus, he added.
"Chip designers will need to
understand the implications of using UniPro for system connectivity," he said. "As
this is not widely used as yet, there will be a learning curve."
Some UniPro resources
Project Ara also raises
intriguing design questions both near and long term.
Expanding IP Opportunity
On the IP front, it likely
means renewed interest in MIPI and other IP, soft and hard, Khan said. If the
module market takes off, the number of design starts will rise, potentially
leading to increased IP consumption. "IP makers will renew their commitment to
the mobile chip space with increased emphasis on low-power designs and
technology," he added.
On the hardware front,
consider the role of either an FPGA or an ASIC as part of the design. Paul
Eremenko, head of Project Ara, who spoke at the developers conference April 15,
described two variants his team examined, one design FPGA-based, the other ASIC-based.
Using the Motorola RAZR MAXX
HD as a baseline, Eremenko showed FPGA and ASICs variants that were larger in
size, weight, and power consumption:
Moto. RAZR MAXX
"Taking that (design) to a
custom variant, with custom ASICs, we can shrink the modularity penalty down to
about a quarter of the size, weight, and power consumption as compared to a
traditional tightly integrated device," Eremenko said.
Lattice's Rutledge, however,
sees plenty of opportunity for makers of small-size, low-power FPGAs since each module contains a
standard interface to the backplane:
"On one side is MIPI UniPro. On the other side is the
module developer's playground. Who knows what they're going to want to do? It's
a perfect place to allow people to innovate. It's an ideal opportunity for
One of the most intriguing
questions surrounding Project Ara is the notion of open hardware architectures,
applied on a broader scale. Open hardware to date has largely been confined to
the "Maker" market through platforms such as Arduino and Raspberry
Khan sees potential but also
"Open hardware implies that there is no phone
maker per se but an endoskeleton maker and module makers. This might seem
interesting, but system compatibility challenges remain. One of the issues in
the Android world is the fragmentation of the OS and customization done to it
by various OEMs."
He added that in an open
hardware platform, engineers are going to have to consider module compatibility
with the other devices throughout system and OS upgrades:
"Anyone who has run into device driver issues
after OS upgrades on a Windows system will know how challenging that is. This
may make the phone brand meaningless per se, but it's more than likely that a
single phone maker may build an endoskeleton and a line of modules that are
optimized to run with it."
The longer term implications
of such an open hardware platform could be significant. Imagine, for example,
the modularity philosophy ported to design in the Internet of Things or
automotive design and so forth.
Lattice's Rutledge said we're
seeing it already. A device teardown may
identify a number of ICs in a given smartphone, but they're really modules, he
"They're pre-built systems in
an SIP that provide dedicated functionality--WiFi, antenna management, or
touchscreen management modules. People don't recognize that," he said.
"The module ecosystem is
developing like the IP ecosystem, and over time different standards will evolve,"
--MIPI Protocols-Making Mobile Happen at MWC
Announces Verification IP for MIPI SoundWireTM and C-PHY
-- Whiteboard Wednesdays - How the MIPI Alliance Works to
Enhance Mobile Devices
-- Mobile World Congress: It's (Almost) All About IP