Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
To get a sense for what's driving electronics engineers in
2014, look no farther than Cadence's
blogs: So far this year, stories about FinFETs, advanced-node availability
and certification, how to design with MIPI, and the future of electronics and
EDA have become our most-read posts through the first half of the year.
Since it's summer and it's a time for catching up on your
industry reading, here's what hot (stories followed by top 10 ranking):
FinFETs and Advanced
Interest in vertical silicon structures and the
migration to 16/14nm and below began in earnest in the spring of 2013. Interest
has not waned a bit since then.
Of note was the TSMC Symposium in April where these topics
were on the minds of presenters. Richard Goering weighed in on four TSMC keynote
TSMC Technology Symposium: Full Speed Ahead for 16nm FinFET Plus, 10nm, and 7nm;
#1, #5), while I offered a peek at how the design ecosystem is poised to
exploit these technology breakthroughs (TSMC
Symposium: EDA/IP Ecosystem Primed for 16, 10nm Nodes; #7).
IP and Mobile
The mobile design world has become riveted by the MIPI
protocol, expected to ship more than 4 billion devices this year. One of our
newest blogs, Whiteboard Wednesdays, offered an overview of MIPI and the MIPI
the MIPI Alliance Works to Enhance Mobile Devices; #2) and Goering reported
on Cadence's VIP solution for MIPI SoundWire and C-PHY (Cadence
Announces Verification IP for MIPI SoundWireTM and C-PHY; #3).
2014 has so far been a positive year for most vendors,
although caution continues to be the watchword when we look ahead. Nimish Modi,
Cadence's senior vice president for marketing and business development, talked with
Goering about where system design in general and Cadence in particular are
headed in the coming years (Q&A
with Nimish Modi: Going Beyond Traditional EDA; #4). And on the other side
of the planet from Silicon Valley, Jaswinder Ahuja, corporate vice president
and managing director, Cadence India, talked with me about the enormous
opportunities ahead for EDA and for the Indian electronics market (Semiconductor
Industry Outlook: Enormous Opportunity, Says Jaswinder Ahuja; #9)
These were the big trend areas. Other hot spots for readers
in the first half of the year were:
Let us know what topics you'd like us to tackle in the
second half of 2014. Just shoot me an
email and we'll get the troops on the trail.