Get email delivery of the Cadence blog featured here
BARCELONA, Spain—Much of the promise of coming innovation in big applications spaces—industrial control, automotive and the Internet of Things—rides on video.
But video is demanding in its needs. For it to be effective, it needs support of robust processing. For it to be cost effective, it needs certain area constraints. For it to be attentive to system design needs, it needs to be power sensitive.
Much of these factors can’t be confronted with designs that utilize a mainstream processor. To manage these constraints effectively, a specialized DSP is generally considered the optimal approach.
At Mobile World Congress 2015, Cadence imaging marketing director Dennis Crespo talked me through a demonstration of Cadence IVP (image/video processor) technology running on an FPGA board and doing facial detection.
He describes the challenge that systems engineers in this space grapple with and possible solutions:
—Cadence at CES 2015: A Look at Face-Detection Technology