Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
I'm excited to report that Tuesday's techtorial, covering a range of topics underneath the metric driven verification and OVM umbrellas, was a great success (Here is the detailed agenda for reference http://www.secure-register.net/flyer.php?id=260).
I make this claim not just because of the numbers (a 71% sign-up/attendee ratio -- much higher than the typical 50% you can expect in North America), but because this was easily one of the most interactive audiences of this size I've seen in awhile, where all of the presentations drew at least one good question per slide, with the Vishal & Kathleen's "Structured, Scalable Testbench" segment prompting the most Q&A.
Further proof that we piqued the audience's curiosity comes from the fact that 75% stayed for the afternoon workshops (vs. the typical expected falloff of 50%). All the credit for these great results goes to the Silicon Valley Field Team and R&D who really put their heart into inviting the audience, and making good on our invitation with compelling technical content.
Annotated photos from the event are here:http://www.flickr.com/photos/24605532@N08/sets/72157608468403015/
In case you missed the techtorial, the good news is that we are having free, follow-up "deep dive" events and workshops on some of the topics over the next few weeks:
* 11/11: Introduction to SystemVerilog and OVM workshop* 11/12: Webinar on “IFV Productivity Flows”* 11/18: Formal Verification workshop* 11/20: Metric Driven Verification workshop* 12/4: OVM with SystemVerilog workshop
You can register for any and all of these free events here on the main cadence.com events page.
Last but not least: On behalf of the whole event team, allow me to thank the attendees! Your questions and discussions really enhanced the program to everyone's benefit, and the Verification Team looks forward to seeing you at these upcoming deep dive workshops!
UPDATE: due to a glitch the following events:
* Metric Driven Verification workshop on this Thursday 11/20
* OVM with SystemVerilog workshop Thursday 12/4
are not currently posted on the main Cadence.com Events page. However, the registration links to both events are listed here: