Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
As a verification engineer, I have always found creating coverage code to be one of the more time consuming tasks to actually execute on for two reasons:
1. While the general process of coverage creation is conceptually simple; in practice, actually figuring out what to can turn out to be more difficult then first anticipated.
2. Sitting down and actually coding all those coverage points can become somewhat tedious. This is especially true if you need to go beyond the basic coverage constructs and use the various coverage options.
Assuming that many of you may have had similar experiences, today I would like to talk a little about a Cadence tool that has really helped to address these problems. The tool is “Enterprise Planner”, and it’s one of the main components inside Enterprise Manager that support Cadence’s Metric Driven Verification (MDV) methodology. The MDV methodology contains a lot of good practices, automation tools, as well as other helpful information to get you started in creating a good verification plan and tracking your verification to that plan.
If you have had similar experiences as me, someone, somewhere has probably mentioned creating a verification plan as being the solution to problem (1) above. However, for the purposes of this discussion, I am going to skip over this initial issue (and address it in a future post) but I will briefly digress and encourage you to further explore Cadence’s MDV solution in one or more of the following ways.
A. Check out this online article in Electronic Design News: The OVM shines spotlight on automated metric-driven verificationB. Explore the wealth of MDV knowledge found in the SOC Verification Kits from Cadence (available on Sourcelink). C. (Contact your friendly local Cadence AE for a more personal introduction to MDV and related best practices.)
Back to subject at hand:Let me continue by assuming that either through Enterprise Planner or by some other means that we have a good verification plan and are now ready to implement that functional coverage in e. This is where Enterprise Planner provides the following unique features specifically for the e verification engineer.
1. Ability to create base e code infrastructure needed for coverage collection2. Ability to implement e functional coverage via GUI entry3. Ability to export that e code in single or multiple files for integration into existing environment.4. Ability to read in existing e code to use as building blocks for new coverage
The following slide is a very high-level summary of the process of how this is done (click on the image to enlarge):
Let’s take a second to connect this slide with your verification process. Specifically, using Enterprise Planner, a verification engineer can: A. Quickly create a verification plan representing the desired goals of the verification effort (FYI: this can be quickly done with Enterprise Planner’s "Spec Annotation" capability , which in a nutshell is awesome way to create a detailed verification plan that is closely linked to your design documentation.)B. Start implementing the e code that can be used to create the basic structures in the environmentC. Create cover groups that contain complex coverage points using the various coverage optionsD. Export all of that code into a well structured set of files that are commented and ready for use.
The key thing to realize is all of (A) through (D) can be done with only a basic knowledge of the e language. Pretty cool if you ask me!!
Finally, to better illustrate this whole process, please check out the following introductory video. If you like what you see, I welcome you to contact me for the very detailed, step-by-step training video that's available upon request (which will be included in a future release of the SOC Kit). If the video does not launch please click here.
Until next time!!
Brett LammersAdvanced Verification Core Competency Team MemberCadence Design Systems, Inc