Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Here in Cadence Product Marketing, we're still recovering from our very busy annual sales conference last week. Of course, I can't say much about what transpired there but I do want to comment that functional verification was a hot topic. In my many conversations with our field team, two trends were clear.
The first is that customers just can't afford to re-spin chips in the current economic climate. With the cost of deep submicron mask sets running so high, even a single re-spin can be a project/product killer, or truly a company-killer for a startup. Naturally, this puts even more emphasis on all forms of verification to achieve first-pass silicon success.
My second observation is that the ongoing trend of having to do more with fewer resources is accelerating. It's no secret that most of our customers are not growing right now, and many have in fact reduced their staffs. A lot of the functional verification advances in the last ten years involve greater automation and play directly to this situation. Customers simply can't hire armies of verification engineers to hand-write tests anymore. Instead, they write assertions and let formal tools do most of the work at the block and subsystem levels, then leverage OVM-based constrained-random testbenches to do most of the work at the chip and system levels. Of course, these approaches rely on high-quality metrics that expose verification holes and measure verification completeness.
So I returned from the event with the strong feeling that verification will be more important than ever this year. What do you think? Am I suffering from tunnel vision since I spend most of my time in this space, or are you also seeing functional verification looming large in your near future? Any comments are most welcome!
It makes tremendous sense that automation at any point in the development process should be in high demand given the current economic climate. Verification has long been trending to become the most resource intensive area - almost equal and sometimes surpassing design in the number of engineers allocated. As always, seeing is believing when it comes to understanding how much automation can accelerate verification. Which is why we're eagerly anticipating the opening of the Cadence MIPI Verification Online Lab over on Xuropa: www.xuropa.com. In this Online Lab engineers can use the Incisive Verification environment with a MIPI VIP and see first hand what automation can do to help them in their work.