Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
There is a cool feature in the OVM library and Incisive
Enterprise Simulator that comes to the rescue. It is the built-in OVM transaction recording.
Modern metric driven testbenches generate a lot of dynamic
data on the fly during a simulation run.
The test and testbench combination is usually simulated with multiple
random seeds to produce different sequences of transactions to maximize
stimulus variation to the design. When
the checker catches an error, there is always the question. Is it the design or the testbench? The answer usually is, let's look at the
waveforms to figure out if the testbench is doing the right thing.
Here you need a way to visualize and interact with the
transaction stream without modifying your verification environment. We want to get away from doing vector decodes
to figure out that this packet is going to port
5 or this transaction is a read request over a serial interface.
Using OVM with the Incisive Enterprise Simulator gives you a
built-in way to visualize sequences and transactions generated by OVM sequencer
without writing any code!
Consider the following class called xbus_transfer representing a CPU transaction. The steps in the
illustration highlight how transaction recording is automated via base class
functionality and macros that implement virtual functions.
class is used to create sequences of transaction in a verification environment
using ovm_sequencer base class. Typical
environments have a handful of random sequences that the user defines to
capture interesting scenarios using constraints on transactions. The user can use ovm_random_sequence to perform random selection of user defined
sequences or specify their own weighting or specific sequence selection for a
test. The following example shows how transactions
are automatically recorded during the simulation and their visualization by
using SimVision waveform window; these transactions are from the bus master and
use the ovm_random_sequence.
From the above graphic, let's figure out what happened.
On the left you see the sequence hierarchy. It shows that the top most sequence, also
called the default_sequence is set as ovm_random_sequence for this test. Upon expanding this stream (clicking on the
plus sign in the left frame next to ovm_random_sequence),
you can see what the ovm_random_sequence did during the simulation run.
In debug, it's helpful to correlate the sequence tree that
ultimately creates the transaction so you can review the sequence code and
adjust constraints if required. For
example, to see how the first random write occur, I can put the cursor in SimVision
anywhere on the transaction and immediately understand that the WRITE of size 1
to address ‘hE539 was caused by the following sequence chain:
--> request WRITE, size=1, addr='hE539
Using the GUI, you can easily correlate the abstract
transaction chain with transaction details, all by leveraging automation in the
Incisive Enterprise Simulator and the OVM library.
Transaction recording is controlled by setting "recording_detail" variable at the component
level using the standard OVM configuration API.
You can control transaction dumping for any ovm_component or the derived class, through SystemVerilog test or
IES TCL command. Remember the ovm_sequencer
is a child of ovm_component.
The two above examples show different ways to enable the
This includes all subcomponents under masters instance.
The second command uses the wildcard "*" to enable transaction recording for ALL components in the testbench. Wildcarding is very convenient to affect large portions of the design with a single command. However, care should be taken when using it in a large verification environment because it may create a lot of waveform data affecting simulation performance.
To turn transaction recording off using TCL, use OVM_NONE in place of OVM_FULL as value of recording_detail.
This command can also be used during the run to capture transactions in a time-window desirable for bug analysis.
You can use standard OVM configuration mechanism from your test's build method to control transaction recording dumping as follows:
Once transaction recording is enabled in a simulation,
transactions can be viewed by loading the waves.shm
database in SimVision interactively or in post-processing mode by selecting the
appropriate component from the testbench hierarchy and sending it to the
waveform viewer as shown below.
For more information, see:
NOTE: You can download KITSOCV and IES tools from downloads.cadence.com
If you have any questions, feel free to post a comment or email genIES@cadence.com.
Remember to include cdns_recording.svh file if you want to record transactions.
You can find this file here:
Include it before ovm_pkg.sv is first included:
Simulation is a huge topic. Performance, debug, mixed-signal, low-power, assertions, coverage, IEEE languages