Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Before I gaze into a crystal ball and add to the many fine predictions already made for the remaining 11/12ths of 2010 (articles by my colleagues Jack Erickson and Richard Goering are my favorites so far); allow me to review my 2009 predictions against the main verification technology-specific observations that I saw throughout the year.Prediction 1: all of the following would become more intense:
2009 history:Looking at the list above, I have to say each trend largely continued to build in 2009 as predicted, with the exceptions items #2 of #3. Specifically:
Regarding MDV growth: From what I could tell from my travels and field reports, it seems that metric driven verification — the tracking & recording metrics beyond the basics of code & functional coverage — gained more traction in 2009 outside the vanguard of customers who initially adopted the methodology. [Cadence self-promo alert] Furthermore, with the addition of metric export capabilities to Incisive Formal Verifyer, not to mention the embedding such capabilities inside the new Incisive Enterprise Verifier formal+simulation tool, the historically isolated formal verification flow is now literally more visible in the verification process.
Regarding languages:The advent of ESL (discussed next) is stirring the language pot all over again in some quarters, where the question arises whether the C / C++ / SystemC used for architectural exploration and design activity should also be extended for ESL verification. Long story short (and what could be the subject of several blog posts), and I see the smart money concluding they must "use the right tool for the right job", meaning e and SystemVerilog remain the best choices for verification, and SystemC keeps its crown as the king of architectural exploration and ESL-level design capture.
Prediction 2: ESL *almost* goes mainstream
2009 history: As cited in a prior post on "Observations From This Autumn's Events", I think that ESL's time has finally come. To an extent that surprised me, it was evident that more customers were asking about ESL-related solutions for real projects vs. CAD department experiments. I dare say that after an Indiana Jones like leap across the chasm, ESL is starting to climb the growth curve. If you are a specialist in RTL tools & methodologies, and this news surprises you, I strongly recommend you start following my colleagues' System Design and Verification blog stream (and read and internalize all the prior posts too).Prediction 3: IP management will become critically important
2009 history:This is one prediction that is simultaneously hard and easy to prove whether it's come true or not. With few exceptions, the difficulty lies in the fact that customers rarely report this pain to us [the EDA community] directly. Instead, a lot of the blame for problems in this area are assigned to IT systems and/or non-EDA tools that are being bent into shape to support a mélange of RTL design, ESL design, verification components, analog models, etc. Instead of asking us about this, I'm sure many customers are complaining to Oracle, MySQL (maybe for not much longer), Microsoft, or whoever their database provider of choice may be.That said, reality of this situation is relatively easy to confirm when you take a second to actually look at what customers trying to feed into the EDA tool chain IP managed by this essentially ad hoc process. Even worse, all this is going on despite the best efforts of people working on interoperability/API/data sharing initiatives like IP-XACT.
I'm eager to hear your reaction to these observations, so feel free to post some comments below or contact me offline.
Finally: Happy New Year!
Joe Hupcey III
P.S. As you may have noticed, the frequency of posts to this blog have dramatically decreased since I signed onto Twitter (Follow me! http://twitter.com/jhupcey). The relationship is causal: to my pleasant surprise I've found Twitter's microblogging much easier to squeeze into the nooks and crannies of my schedule. That said, there is only so much information you can squeeze into a series of 140 character chunks, let alone the limited nature of the Twitter-related photo and video sharing options. Thus (especially with major events like DVCon right around the corner) I look forward to writing more long form articles on this blog stream, albeit at a lower frequency.