Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
[Team Specman welcomes back Application Engineer Hilmar Van Der Kooij as this week’s guest blogger]
Often we want to re-run a simulation with the exact same random seed that was used in the previous one. Unfortunately far too many people (ok, maybe just me) have used little scraps of paper or sticky notes with random numbers on their desk to carry forward this information. However, thanks to a tip from some colleagues, I’ve just discovered there is an easy way to reload your environment in Specman while retaining the same seed. It only takes a little bit of code, and it can be done right from the Specman or Incisive Enterprise Simulator-XL (IES-XL) console.
To do this from inside the IES-XL console, use this code:
sn simulator_command(append(\"set curSnSeed ",covers.get_seed()))resetsn reloadsn test –seed=$curSnSeed
Of course you can add this code to a command script, and even create your own button for this in SimVision.
If you are using stand-alone Specman with a 3rd party simulator, use this code:
simulator_command(append("set curSnSeed ",covers.get_seed()))simulator_command("reset")reloadsimulator_command("sn test –seed=$curSnSeed")
This bit of code stores the seed in a TCL variable in the simulator, reloads the environment in Specman (which does an implicit restore, therefore removing all history of existing seeds) and gives a test command to Specman using the stored seed. The latter is done through the simulator interface, to easily retrieve the saved seed. Of course you can put this in an .ecom file to make (re-)execution of this a breeze.
WARNING: don’t forget to "turn this off" when you are done debugging. This tech tip came with cautionary tale from a customer on the East Coast of the USA that forgot to switch back to random seeding after they were done debugging; where, long story short, the lack of randomness masked a bug that crept back into the DUT and “escaped” into production. (Thus proving the hard way that e/Specman’s “infinity minus” philosophy of constrained random generation is truly the safest approach.)
Finally, I’d like to thank my colleagues Patrick Oury and Nils Luetke-Steinhorst for their contributions.
Hilmar van der Kooij
Short bio on this guest blogger: Hilmar van der Kooij is a Cadence Application Engineer for our Metric Driven Verification solutions, based in sunny California. He has expertise in applying Metric Driven Verification both in simulation as well as formal analysis. Besides living the jet-set Verification lifestyle, he enjoys playing around with old-fashioned film cameras.