Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In my last blog post, I talked about the three most common questions I heard at DAC from people who had some concerns about moving to the Universal Verification Methodology (UVM). I already addessed the question "What does the UVM mean for the future of the OVM and VMM?" by noting that the OVM developers are moving their focus to the UVM.
Today I'd like to address the second common question: "Why is the first release of the UVM labelled as "Early Adopter (EA)?" Again, the answer to this question is part of the reason why the UVM is ready for production use on real projects today and why verification teams should not hesitate to adopt it.
The short answer to the question of why Accellera decided to call the first release "UVM 1.0 EA" is that some members of the VIP Technical Subcommittee (VIP-TSC) want to add a few more features to the UVM before declaring it as "1.0" level. The list is not yet finalized, but it might include such features as a register package, simulation runtime phases, and TLM 2.0 support.
The issue, of course, is that "Early Adopter" is making some potential UVM users nervous. They are wondering whether the UVM is really ready and whether the base-class library code is well-tested and stable. Some are also worried that the UVM 1.0 release will look very different, thereby obseleting work done with the UVM 1.0 EA version.
Fortunately,VIP-TSC Co-Chair Tom Alsop posted a terrific response on the UVM World Forum. He clarified that "only the 3 new features listed in the release notes should be consider[ed] as ... Early Adopter" and that the rest of UVM 1.0 EA is based on the very stable OVM 2.1.1 release. He also said that "UVM 1.0 will be backward compatible" with UVM 1.0 EA with few, if any, exceptions.
Since I've been lobbying hard for a high degree of backward compatibility throughout the entire OVM-to-UVM transition, I am delighted to see this commitment from Accellera. With the first two common questions answered, SystemVerilog OVM and VMM users have absolutely no reason not to consider the UVM now. In my next post, I'll deal with the multi-language needs.
The truth is out there...sometimes it's in a blog.