Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
In my dream, I initially droned on through a bunch of PowerPoint slides but then enlivened the meeting by moving through a series of sets ranged around the conference room. Each set was based upon a famous movie, and a group of actors joined me in each set as we staged a scene from the movie to illustrate some sort of point about verification. That would have been great fun in real life, but of course I had neither the time nor the budget for such an extravaganza. Instead, I offer this offbeat take on metric-driven verification (MDV) using movie quotes.
When we talk about MDV, we start by noting that all verification engineers go through a similar four-phase cyclic process:
• They develop some sort of a plan for what they intend to verify
• They construct a testbench or verification environment
• They run tests using this environment
• They measure and analyze the results and either repeat the cycle or decide that they’re done
Such a simple approach does not suffice for verifying large or complex designs. That’s when MDV comes in to play by automating this process, speeding up each cycle, reducing the number of cycles, and providing the best possible metrics to determine when to stop. The following diagram shows the end result of applying the Cadence MDV flow to the standard cyclic verification process:
Good verification planning is all about communication and goes beyond just documenting intended tests. For a start, the automated MDV flow relies primarily on constrained-random stimulus rather than hand-written tests. A constrained-random testbench may exercise many parts of the design at once, so high-quality coverage metrics are needed. These metrics identify key parts of the design that must be exercised, communicating critical knowledge from both the design and verification engineers.
MDV supplements coverage with other types of metrics, such as correctness checks, that communicate critical information on the proper operation of the design. All these metrics are captured in the vPlan, an online, executable verification plan. Metrics results are gathered during the run phase and automatically reported back against the online plan. This is far safer and far more comprehensive than the traditional manual verification process. Verification is deemed complete only when all coverage metrics have been exercised and all checks are passing.
The Cadence MDV flow adds an additional, unique form of communication: between the design’s functional specification and the vPlan. As architects or marketing staff develop the specification, they can annotate it with links between specific features and specific metrics in the vPlan. Cadence Enterprise Planner can then correlate the two representations. If the specification is modified to add or delete a feature, Enterprise Planner will report that the vPlan is now out of date. This is an invaluable link, especially late in a project when such changes are often missed.
So the MDV flow ensures that there is no “failure to communicate” among marketing, architects, designers, and verification engineers during the planning phase. Of course, MDV aids the other three phases as well. These will be discussed in subsequent blogs posts, along with appropriate quotes from Hollywood movies. If you have other favorite quotes that you’d like to suggest, please post a comment!