Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
My last blog entry began a series
using quotes from Hollywood movies to illustrate some of the key concepts about
metric-driven verification (MDV). Given that this idea was inspired by a rather
strange dream, I'm pleased to report that the feedback has been very positive
and that I didn't seem to creep anyone out. So I'll forge ahead: last time I
dealt with the planning phase and this time it's on to the "construct" and "execute"
phases. As a reminder, here's the Cadence MDV flow:
Building an efficient, effective,
and reusable verification environment is the goal of the "construct" phase. I
use the term "verification environment" not just to make it sound impressive
but also to draw a clear contrast with a traditional "testbench" running
hand-written directed tests one by one. A modern verification environment will
have at least these key attributes:
Fortunately, the imminent Universal
Verification Methodology (UVM) standard from Accellera goes a long way toward
helping build such an environment. The UVM defines an open-source
building-block library that enables easy construction of such components as
stimulus generators, protocol monitor, and results checkers. The library is
accompanied by a comprehensive reference manual and a detailed user guide
showing how to put the pieces together. A UVM book is also available to provide further assistance.
If the design being verified uses
any standard interfaces, it is quite likely that UVM-ready commercial verification
IP (VIP) is available. An off-the-shelf component provides both stimulus and
checking compliant with the protocol, saving time and making it even easier to
set up the verification environment. It also provides all the appropriate
protocol metrics, both checks and coverage, to collect for the MDV flow. Of
course, in the other (non-VIP) components the verification team must define
their own appropriate metrics.
Building a standard UVM environment
has any advantages. Using the building blocks and following the user guide's recommendations
results in consistent verification components and enables project-to-project (and
even company-to-company) reuse. Further, the availability of a standardized
environment is a big incentive to make the leap to MDV. The barrier to entry is
much lower and the engineers are secure that what they learn will also be
reusable. As the oft-misquoted line from Field
of Dreams says, "If you build it, they will come." True indeed!
The "execute" phase of MDV is
certainly the easiest to understand: run verification as fast as possible.
Historically, this has meant running lots of simulations of the verification
environment in parallel on a server farm, using different constraint values,
randomization seed values, or configuration options so that each server is
exercising the design differently. Each simulation run gathers the VIP-provided
and user-defined metrics, storing them away in a database for analysis during
the fourth phase.
One key aspect of the Cadence MDV
solution is that the run phase is not limited to just digital simulation. Metrics
are also gathered during mixed-signal simulation, formal analysis, fusion of
simulation and formal technologies, hardware simulation acceleration, and even
in-circuit emulation. No matter the engine, a common set of metrics is gathered
and saved. My next blog post will discuss how these metrics are merged and
presented for measurement and analysis. In the meantime, please comment and
suggest some additional relevant movie quotes!