Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Two recent customer examples have shown the effectiveness of Specman constrained-random verification for complex SoCs. Raimund Soenning, manager of hardware development for the Graphics Competence Center at Fujitsu Semiconductor Europe (Germany), and Sarmad Dahir, ASIC designer at Ericsson (Sweden), have transitioned from traditional verification methods to a Specman-based, constrained-random, coverage-driven verification approach.
Verification of complex SoCs and IP blocks introduces new levels of challenges such as controllability, planning and progress tracking. Traditional verification methods such as directed testing cannot address these challenges. So, customers such as Soenning and Dahir have transitioned from direct testing approaches to a constrained-random, coverage-driven approach. This makes it possible to stress the RTL to a much higher extent with full controllability, automatic generation of tests, coverage ranking, and metric-driven verification to improve overall verification productivity as well as product quality.
Two recent Industry Insights blogs captured the following quotes:
"Random testing makes things easier, because you won't have to target every possible scenario," Dahir said. This translates into a time savings -- perhaps 30 percent for the overall verification process, Dahir said.
"We have much better confidence that our verification is actually good," Dahir said. "So it's not only the time we're saving, it's the quality of the verification we're getting."
You can get to interesting scenarios and find bugs in your design much more quickly," Soenning said. Also, maintenance expenses are lower. "In Specman I need to maintain maybe 5 or 10 tests for one IP. In directed testing I need to maintain hundreds of files."
Soenning also said his group has experienced a "tremendous productivity gain" with Specman verification IP for such protocols as AHB, AXI, and PCI Express.
Read the full blog interviews:
Fujitsu Blog: Verifying IP With Many Configurations
Ericsson Blog: Moving To Constrained-Random Verification
We hope you enjoy reading these customer interviews.
Kishore Karnane (TeamSpecman)