Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
True to my @SeeAdamRun Twitter avatar, I believe the best way for a marketing guy to know what the users need is to actually go and visit them. During the past week, I visited customers throughout Europe providing a Cadence view of the UVM 1.0 development status in the context of the Incisive Enterprise Solution. Of course, visiting happy-as-a-clam Cadence OVM users is fait accompli with respect to the UVM migration and that's not enough fun. One needs to visit customers who could be, or in fact are, on the fence to understand their needs. Given that, here's a few stats on the customers we saw. (Sorry competitors, no names!)
In each customer visit we presented a short refresh on the history of the UVM development and a preliminary look at the technology being developed for UVM 1.0. Of the big three items -- phasing, register package, and TLM2 subset -- the register package was of course the hottest topic. The register package provides a connection from the register descriptions, typically captured in IP-XACT using tools from companies like Duolog, to the verification environment for control, randomization, coverage, and more. Customers were happy to hear that Cadence is working within the TSC to review and improve the new register package being developed as part of UVM 1.0.
Phasing enables multiple UVM Verification Components (UVCs) to more easily control the aspects of reset, configuration, execution, and shutdown that consume time during simulation, as well as more easily integrate those steps when they are brought together into a verification environment. It was really clear to each team how the phasing is defined and most expect to apply it in their environments. The TLM2 standard adds features to improve the communication with SystemC and the modeling of busses in the testbench. The plans for TLM2 were squarely aligned with one of the users, and several others understood the value, but most did not plan to use that technology initially.
Once we discussed the UVM 1.0 plan, the next question was when will Cadence support it? That's an easy one. We've had full support in our simulator since the summer for UVM 1.0 EA and we're adding verification IP support this fall. Our engineers are running all of the UVM 1.0 code in the Accellera development areas with our existing simulator releases, so we anticipate no issues with the UVM 1.0 when it is available later this year. The OVM e (eRM) users also asked about interoperability. We reminded them of the OVM multi-language solution we provided to the industry almost 2 years ago and that we are updating that to UVM. Another question was about checking for UVM compliance. Here we pointed to the tools provided by Amiq using rule decks provided by Cadence. That's EDA360 at work, my friends.
So then we came to the final question -- when do you want it? Each SystemVerilog user said that they want UVM 1.0 now. With the information we provided, they all said that they are making plans now to move to UVM 1.0 in early 2011. The OVM users are doing their test migrations using the OVM to UVM script we wrote for Accellera in Q4 to be better prepared, and the VMM users are making plans as well.
So, when are you moving to UVM 1.0?
Adam Sherilog, Incisive Product Management Director