Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Simulation failures are seen quite often in design verification. Fortunately, with the new Cadence Silicon Realization approach, you'll have the tools necessary to quickly get back to simulating. The complete solution for determining what is causing your simulation to fail is SimVision, part of the Cadence Incisive Enterprise Simulator.
You probably saw the recent press announcement, "Cadence Boosts Verification Productivity for Complex FPGA/ASIC Design." It's talking about the holistic approach to Silicon Realization through metric-driven verification (MDV). The productivity in verification can be measured in several ways. Many advancements have been made in simulation engine performance, faster turnaround times, smarter verification through MDV and so on.
But, when it comes down to productivity in debug, it gets personal. Now it's actual time that you spend at the computer trying to figure out how or why the simulation failed. That's where I hope you will find that the advancements we're making with SimVision will help you to do your job better by being more productive.
Design verification environments are getting more complex. They may contain several of the standard IEEE languages in the industry today including Verilog, VHDL, SystemVerilog, SystemC, e, and PSL as well as the emerging Accellera Universal Verification Methodology (UVM) 1.0. Having the ability to debug your entire verification environment together with one analysis and debug tool is a huge benefit to your productivity.
It gets more complicated than that, though. It's not just these languages that add to the complexity. There are also the challenges you will face when you include capabilities such as mixed-signal, low-power and formal analysis into your methodology. Add to this the fact that you would want to use the same analysis and debug tool whether you're working with an architectural model or a gate-level simulation. That's an amazing amount of complexity, but that's also reality. You want one holistic approach to your verification.
New SimVision Capabilities
Below is a selection of some of the new capabilities in SimVision.
Within SimVision's source browser we've improved the ability to expand macro definitions and "include" files. Also, the design file search window allows you to search for a string in all of your design source files, which could be a big time saver.
The design browser has been enhanced to help you in viewing not only the design, but also the entire verification hierarchy including objects and data members. There are also new capabilities within the design browser sidebar for searching scopes.
The watch window has new features including the display of additional information about the objects, enhanced tooltips, breakpoints and improvements in how you control the information in the window.
The waveform window has now implemented one of the most popular former plug-ins, referred to as counting edges. It will not only count the positive, negative and total edges but will also provide information on the time high, low and duty cycle. Another new feature is the ability to lock the scrolling of multiple waveform windows, both vertical and horizontal scrolling.
The schematic tracer has enhanced the color of the trace path so that it maintains its color during the entire session. Also the display of the pins that are not part of the trace path can now be removed to make for easier analysis.
You are now able to annotate the register window with not only lines, boxes, shapes and text but also with images. If a picture is worth a thousand words, then this is an obvious benefit when trying to make the display more meaningful.
Plug-ins have always been a great way to turn on new features and capabilities in SimVision. There is a new plug-in for viewing dynamic objects with the data browser. You should find this very useful for displaying things such as classes, queues and dynamic arrays within an OVM/UVM environment.
Another plug-in is used for creating a group scope within the design browser and waveform windows. This will help to create a group for all of the signals and variables in a particular scope.
There's also a new plug-in to assist you when you are trying to do a comparison between two databases. This new Interleave capability is used within the SimCompare functionality for doing an absolute comparison.
This is just a glimpse into some of the new capabilities in SimVision. For further information on all of these features and enhancements, please refer to your product documentation. There's a "What's New" document that will provide the links to the above features and much more.
There's an excellent workshop that is included with the release on SystemVerilog and UVM debug. It can be found in the Incisive Verification Kits under the Universal Verification Methodology topic.
So the next time you hit a simulation failure, which is likely soon, take advantage of the latest features of SimVision to debug it and get you back to simulating quickly. It'll make you more productive when it really counts.