Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Advanced verification customers are seeing their verification environments getting more and more complex requiring millions of lines of code spread across hundreds, even thousands of files that are re-used from Block --> SoC --> System level. Today's design under test (DUT) can be extremely complex and, as a result, verifying every feature, in every mode of operation, under all conditions is extremely difficult to achieve. Achieving high DUT coverage is getting very challenging. Companies are employing very large compute farms capable of running thousands of simulations in regression runs in hopes of converging on their coverage. These regressions can take several days --> weeks to complete. Some customers need to run seemingly infinite numbers of cycles to hit their entire DUT space to achieve high coverage results.
As many verification engineers can relate to, the simulation times are increasing significantly in length too due to the complexity of the SoC and the interaction of individual blocks within the SoC. The time required to compile large amounts of code is no longer insignificant. While compiling the code can result in faster runtime simulation, many users still choose to load their verification environment code and run in interpreted mode for the improved debugging benefits. This translates to long turnaround times when debugging or when developing new tests.
Simulation-based functional verification involves a multitude of tests that together constitute the regression suite for a given DUT. Each simulation run usually involves DUT bring-up phases, for example, for the reset procedure, register configuration, link training, etc. Bring-up time can take up a significant portion of the overall simulation time for such tests. However, existing verification practices do not take advantage of this commonality between runs. The same bring-up phases are run over and over for each of the tests, contributing nothing to overall coverage, and consuming valuable time and resources. Moreover, when a test fails during regression, the debug session needs the go through the same bring up process yet again, with significant impact on debug cycle efficiency. This initialization of the design can vary from minutes --> hours --> days.
Debugging simulation failures can also be very tedious and time consuming and this is the area where verification engineers spend the most amount of time during a project. This is especially true if a failure occurs very late in the simulation run (e.g. hours or days). Getting to the point of failure consumes significant cycles and, since identifying and isolating a bug correctly can takes several iterations, this leads to many wasted simulation cycles. If the point of failure can be reached significantly faster, bypassing uninteresting functionality along the way can achieve a significant productivity boost.
Specman Advanced Option Addresses Key Productivity Concerns
To address these customer verification challenges, Cadence announced a new product called Specman Advanced Option in a Press Release Cadence Boosts Verification Productivity for Complex FPGA/ASIC Design on Monday, January 10th. This new Option works with either the Cadence Incisive Enterprise Simulator (IES-XL) or with the standalone Incisive Enterprise Specman Elite® Testbench product for customers who want to use it with other 3rd party simulators.
The New Specman Advanced Option can improve the verification engineer's overall verification productivity by 40% - 60%. This can be achieved through 3 key features included in the Specman Advanced Option:
1) Multi-Core Compilation - The ability to spawn the compilation of e code on multiple processors in parallel
2) Dynamic Test Load and Reseed - New advanced functionality that leverages the existing "save/restore" functionality. Allows the user to run to an interesting point, save the state, restore the state later with different seed and/or load additional e files
Dynamic Load and Reseed enables the following flow:
3) Debug of Compiled Code - Ability to debug in the compiled or the interpreted mode
Overall customer engagements have shown that the Specman Advanced Option can improve the overall customer productivity by 40% - 60%. Specman Advanced Option is a key productivity enhancer offering significant performance improvements. Typical productivity gains have resulted in the following:
For more details, contact your local sales team or your local Specman/e Application Engineer. Additional technical collateral as well as free, hands-on workshops are also available upon request.
Kishore Karnane / Corey Goss