Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
At DVCon 2011, a paper presented by Freescale and Cadence described a truly novel application of formal technology for something completely different than assertion-based verification (ABV). Specifically, the authors used formal engines to optimize the selection of complex (read, "higher in area and power consumption") vs. simple (read, "lower power, lower area") power control flip-flops. In this short video, one of the authors -- Team Verify's Chris Komar of the Formal Product Expert team -- elaborates:
If the video fails to play, click here.
Beyond the savings in area and power this solution delivered, you have to take you hats off to the authors for stepping back and dreaming up this application. It's certainly gotten myself and Team Verify wondering what other non-traditional ways we can apply our formal and dual-formal and simulation technologies ...
Joe Hupcey IIIfor Team VerifyOn Twitter: http://twitter.com/teamverify, @teamverify
P.S. So you can quickly track it down once the DVCon 2011 proceedings are published, here is the paper's citation:
Title: "Optimizing Area and Power Using Formal Methods"Paper 7.2 in the "Low Power Verification" sessionPresented at DVCon 2011 on Wednesday March 2, 2011Authors: Alan Carlin, Freescale Semicondutor, Inc.; Chris Komar, Cadence Design Systems, Inc.; Anuj Singhania, Freescale Semicondutor, Inc.
Nice video and avery interesting usage of Formal. IF there could be discrete metrics shared wrt. how much saving Formal brought , just in terms of flops too then the story becomes even more promising.