Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
There are two fundamental challenges
in writing assertions -- thinking about what needs to be captured and
understanding the format to capture it. Automatic assertions help with the
first challenge but for the most part the second challenge has not been
addressed. It really should be; modern assertion languages such as SVA
(SystemVerilog Assertions) and PSL (Property Specification Language) are quite
complex. They allow engineers to express deeply nested and overlapping signal
sequences with varying repetition patterns. Writing such an assertion -- or
understanding one that someone else has written -- can be a daunting task.
Using an assertion-checker library (such
as OVL, Accellera's Open Verification Library) rather than directly writing
assertions can reduce the effort, but this comes at considerable loss of
flexibility. Assertion libraries themselves can be complex, with dozens of
arguments and options for each checker in the library. Often the engineers end
up putting some much "helper" logic around each checker instantiation that they
end up moving to SVA in order to take advantage of its rich (albeit complex)
Perhaps what's needed is an
assertion IDE (integrated development environment) that helps engineers
construct and visualize assertions using some sort of graphical format. @HDL
(now Axiom Design Automation) introduced a suite of tools in this domain way back in 2003. A quick
check of Axiom's site shows that they still offer an "SVA Debug Engine" with unrolling
of assertion expressions and on-the-fly assertion modification and
instantaneous assertion evaluation to enable "what-if" analysis.
Zocalo, an Austin-based EDA company, has gone beyond assertion
debugging to focus on assertion construction as well. I view its solution as
essentially an assertion IDE. Zocalo has developed a slick method to view all
the components of an SVA expression, complete with drag-and-drop elements that
can be used to construct a very complex assertion without having to be an
expert on the syntax and semantics of the language. Courtesy of Zocalo, here is
a screenshot showing an assertion constructed visually, followed by the SVA
code generated from the visual representation.
Many engineers don't take advantage
of the full power of SVA because they can't visualize exactly what they want to
express and, even if they can, don't understand the details of the language
well enough to capture their intent. Zocalo has significant potential for
removing these roadblocks. For those who prefer assertion libraries, Zocalo
also automates the instantiation of checkers from OVL. In addition, the visual
view can be generated from existing assertions, a big help for engineers who "inherit"
SVA code that they don't understand. I'm really glad to see the Zocalo offerings
in the market; for more information see Richard Goering's interview or visit their site.
Summarizing this series, there is a lot
of help available for project leaders who see the value of assertion-based
verification (ABV) and want to adopt it, but are having a hard time convincing
their engineers to write assertions. Automatic assertions, assertion synthesis,
and assertion IDEs all provide partial solutions to this dilemma. Taken
together, they should make ABV ready for everyone. If you're not joining the
bandwagon, please comment and let me know why.
is out there...sometimes it's in a blog.