Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
One of the key tenants of the EDA360 vision is the need for scalable, correct-by-construction IP creation and integration of design and verification IP. Duolog is in the vanguard of creating automation to address this challenge, and in this video update Duolog's CTO Dave Murray notes new capabilities with both Cadence and ARM-centric flows, how IP-XACT has become an extensible platform, and how the UVM standard (and the UVM register package, in particular) has made everyone's life easier.
If the video fails to play, click here.
Note: in case you were wondering, Duolog's booth was hopping -- an observation confirmed by their Marketing director who said they had a 4x increase in booth traffic over last year. Beyond the updates noted in the video, they presented jointly with us on:
* Earlier TLM2.0 IP & Systems using Socrates and Cadence Virtual System Platform
* Faster Fabric Integration using ARM AMBA Designer and Socrates
* Time-saving UVM Testbench Automation using Socrates and Cadence Incisive
Duolog has a great track record of posting detailed app notes and white papers on the "Technical Documents" page of their site. Thus, if you missed DAC some of the above topics are already addressed on this page, plus I'd expect new updates shortly.
Happy IP Integration!
Joe Hupcey III
On Twitter: http://twitter.com/jhupcey, @jhupcey
Reference LinksDuolog's main website: http://www.duolog.com/
White paper on how Duolog's Socrates Chip Integration Hub Supports the EDA360 Visionhttp://www.duolog.com/duologs-socrates-chip-integration-hub-supports-eda360-vision
Even more white papers on IP integration and related automation: http://www.duolog.com/technical-documents