Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
You've just sat through a 2-hour program review. The 30 minutes you spent describing your sparkling new UVM verification environment were electrifying. Of course, the hardware and software reviews were boring. Blah, blah, blah about design trade-offs with some buried references to register APIs. Your metric-driven verification (MDV) plan completely covers the spec, so you are sitting pretty. Or are you...
Duolog and Cadence are hosting a webinar on October 11, 2011 at 9a PDT / 5p CET to discuss what happens if you don't pay careful attention, and how to correct that. Specifically, those design trade-offs that occur during the life-cycle of all projects often lead to changes in the API between the verification, hardware, and software domains. The verification environment is constructed, in part, to understand the bit fields in the registers that make up the API. If the tradeoffs change the bit fields in any way, the verification environment must change as well. The biggest issue is that the changes must be communicated and recognized among the team members in each domain. We all can point to cases where one team makes a "simple" change that has an unexpected impact on another.
Automation can help solve this problem. Attendees to the webinar will hear a clear description of the problem, the UVM register-package that provides a framework for the solution, and a novel technology suite that automates that solution. Led by Duolog's CTO, David Murray, the webinar will also include a demonstration of how these insidious bugs can slip through and how the Duolog solution automates the elimination of those bugs.
For more information and to register, go to http://www.duolog.com/webinar-automating-uvm-to-tackle-insidious-hwsw-bugs/
=Adam Sherer, Cadence