Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Recently I had the honor of presenting the functional verification roadmap at CDNLive! India in Bangalore. With the high quality of content and networking, it was easy to see why attendance has increased year-over-year; and why CDNLive India has become the premier conference on the region's engineering community calendar. The following video montage should give you a flavor of the event (if video does not appear, click here).
Plus, here are some additional (functional verification-centric) highlights:
* Functional verification roadmap: I was excited that our roadmap was well received, drawing questions around low power, UVM, class debug, and assertion-based verification (ABV). Note to attendees: for those of you that requested we smooth out the process of upgrading new versions, be advised that I have communicated your feedback directly to my colleagues in Product Management and R&D leadership in Chelmsford, Noida, and San Jose.
* Formal verification interest: While the Functional Verification track covered topics spanning UVM, metric-driven verification (MDV), low power, and analog-mixed signal verification, the popularity of formal and assertion-based verification paper -- 4 out of 8 papers in the track -- clearly signals formal and assertion-based verification (ABV) is breaking out of niche, expert-only usage and into mainstream design and verification flows. Colleague Lokesh Pundreeka summarizes the formal analysis papers in this recent blog post:http://www.cadence.com/Community/blogs/fv/archive/2011/10/26/report-formal-analysis-papers-at-cdnlive-india-2011.aspx
In general, all of the papers were excellent, and I urge you to download and review all them: http://www.cadence.com/cdnlive/in/2011/pages/proceedings.aspx* Our Rubik's Cube solving robot: Speaking of formal verification, we couldn't resist the opportunity to introduce formal/ABV to the general assembly via a booth hosting our own Rubik's Cube robot. Leveraging a mechanical design by Lego Mindstorms wizard Hans Andersson, colleagues Apurva Kalia, Suman Ray, and Manu Chopra setup the brain of the robot to be a single SVA assertion that is solved in a few seconds by Incisive Formal Verifier (IFV). (The core program is a single SVA assertion (in a nutshell, "never (solved cube)"), which IFV solves and then produces a counter example which turns out to be the optimal solution to the cube. A script translates the counter-example signals into a set of actuator commands for the robot to execute.) As you can see in the summary video above, the demo itself was a hit and enabled us to demystify formal and ABV for many attendees in a fun way.
* Solid keynotes: Last but not least, the keynotes by our own Charlie Huang and Dr. Srini Rajam, chairman and CEO of Ittiam Systems were really thought provoking. In particular, in his talk "Designing Systems to Thrive in Disruptive Trends," I really liked how Dr. Rajam smoothly made his point via a quasi-Socratic method of delivery. Specifically, he invited the audience to consider a hypothetical conversation between a design engineer and end-customer of a consumer electronic device to make the point that to successfully manage "convergence" of capabilities you need to support successive layers of abstraction. His follow-on anecdote centered on thinking and designing "big" first, then scaling down later, nicely reinforced his main thesis.
Until next year, happy bug hunting!
Joe Hupcey IIIOn Twitter: @jhupcey -- http://twitter.com/jhupcey
Reference Links:All CDNLive India 2011 papers have now been posted online. I strongly urge you to download and review them!http://www.cadence.com/cdnlive/in/2011/pages/proceedings.aspx
Report: Formal Analysis Papers at CDNLive India 2011http://www.cadence.com/Community/blogs/fv/archive/2011/10/26/report-formal-analysis-papers-at-cdnlive-india-2011.aspx
Cadence Announces Winners of CDNLive! India 2011 Best Paper Awards and Cadence India Design Contesthttp://www.cadence.com/cadence/newsroom/press_releases/pages/pr.aspx?xml=102011_cdnlive
Video Easter Egg: Incisive Formal Verifier and SVA driving a Rubik's Cube robothttp://www.cadence.com/Community/blogs/fv/archive/2011/04/21/video-easter-egg-incisive-formal-verifier-and-sva-driving-a-rubik-s-cube-robot.aspx