Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Right before the December holidays it was my privilege to host the first "Club Formal" here in the U.K. My colleagues and I welcomed over 20 power users from 8 different companies, providing an exciting diversity of ideas and applications. We also took the opportunity to sneak preview some new technologies, share our product roadmap, and discuss new requirements from the attendees to better align our R&D development with their needs.
(If the image gallery doesn't open, click here.)
Here are some specific highlights of the event:
Customer Presentation: Finding A Cache Coherency bug with formalIn a very motivating talk, engineer David Lewsey shared how he was able unearth a nasty cache controller bug -- something engineers had not been able to detect with simulation -- via a clever combination of optimizing the design and applying abstraction methodologies. Specifically, putting some parameters in the code can really reduce the size of the design that the tool "sees." Plus, you can avoid modifying the RTL with concurrent, judicious applications of cut points, forces, and init commands in TCL scripts. In roughly the same amount of time it would have taken just setup a block level test bench, they were able to uncover the root cause of a complex bug that had eluded detection for some time.
Presentation: UVM with ABVIn this talk and supporting demo, Kong Woei Susanto showed how the basic principles of the popular Universal Verification Methodology ("UVM") can be readily extended to the formal and assertion-based verification (ABV) space. In the context of an easy to understand router example, Kong showed how simple reuse techniques/templates, and coverage-driven driven verification methodologies so common in the dynamic simulation world map directly to ABV and how the strengths of formal techniques can be used to compliment weaknesses in a pure simulation flow.
Keynote speech on "Verifying Memory Coherency"Continuing on the cache coherency theme, it was a real treat to introduce R&D Fellow Bob Kurshan, a true pioneer in the field of formal analysis (remember the ground breaking "Formal Check" tool?), to present a deep dive on the challenges and pitfalls of cache and memory coherency verification.
Panel DiscussionYours truly was honored to lead the panel discussion with Solutions Architect Joerg Muller, and our AE speaker Kong Woei Susanto to brainstorm with the audience on a wide variety of topics. Allow me to publicly thank the attendees again for being so generous with their thoughts and recommendations, which was to the benefit of all!
Training, Roadmaps and new Product PreviewsAllow me to again thank the attendees for their warm reception of our product roadmap, and being generous with comments about where you'd like to see more attention. This feedback is invaluable to R&D, and as you saw we were all taking careful notes. In addition, the attention paid to the coverage unreachability and formal scoreboarding reviews made it clear these were areas of high interest for everyone.
Lunch, Snacks, and Happy hour!Last but not least, the intermissions and social segments of the day were of high value as well. Whether it was the casual lunchtime discussions, or informal Q&A at the pub, truly these venues -- comfortable, community settings where users get to swap stories with other users to brainstorm solutions and share tips and tricks -- were some of the best parts of the day.
Bottom-line: an engaging, informative time was had by all, and I believe I speak for everyone in looking forward to the next event later in 2012!
Until the next Club Formal, happy verifying!
Vincent ReynoldsApplication Engineering LeaderBracknell, UKfor Team Verify
On Twitter: http://twitter.com/teamverify, @teamverify
P.S. Team Verify is working on the 2012 event calendar now. Hence, this the perfect time to let us know If you would like to see a Club Formal in your area! Simply jump to the Team Verify home page and "send Team Verify a private message".
P.S.S. In case you are unable to attend a Club Formal near you, be sure to check out our archive of free, technical webinars:/blogs/fv/archive/2011/12/27/free-formal-amp-abv-webinar-recordings-from-2011-online-now.aspx?postID=1306428