Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Recently the CDNLive! India 2011 best paper award winner, "Complex IP Verification Methodology Using Property Driven Simulation in IEV," was published in TechOnline India. This is great news for the verification community because the techniques the NVidia authors describe have broad applications beyond the challenging memory controller project that was the subject of the article. Specifically, this case study shows how combining formal analysis and simulation can leverage the strengths of each technology, such that together they deliver significantly more value than each one of them could separately. Here are some specific highlights/take-aways from this ground-breaking work.
Charlie Huang, Cadence senior VP, presents CDNLive! India best paper award to Deepanjan Roy (NVidia) as Jaswinder Ahuja (Cadence) looks on.
The first major benefit from mixing formal and simulation comes in development of a constraint model. In general, "over constrained" verification environments are a common problem in formal verification, where (as described by this prior Team Verify post) the risk is that the results will be of low value -- and could even be misleading. While formal-only methodologies are tedious in addressing this issue, this paper clearly shows how using simulation waveforms and deadend debugging are a very effective and practical way to address this major issue.
The real efficiency of this particular process is evident when you realize that the stimulus for these simulations was automatically derived by Incisive Enterprise Verifier (IEV) directly from the users' properties/assertions. Additionally, the creation of "soft-constraints" is supported, such that if there is a conflict with normal constraint the soft constraint(s) are ignored during simulation. You can also control inputs distribution using this feature -- as the authors state, "this allows tuning simulation to find or reproduce real complex bugs."
Once the (machine generated, known good) stimulus starts going through your IP, this becomes a major confidence booster. As such, engineers can quickly see if the given IP behavior is consistent with the specified intent. The paper then goes on to describe how the benefits of this process carry forward from verification of the IP core and into the connecting protocols.
(Ed.Note: Team Verify uses the term "assertion-driven simulation" (ADS) to describe this capability and methodology instead of "property-driven simulation" used in the paper. The two terms refer to the exact same thing.)
Fast-forward to the end of the project, and the verification signoff was done using a simulation based coverage matrix. However, while simulation obviously made a substantial contribution here, formal analysis was used to find verification points of interest. In short, simulation in IEV is not only constrained random, but formal engine assisted also; the two technologies together gave the authors the power to achieve higher coverage goals. The result: the authors report that "four functional bugs were caught during this analysis on this heavily simulated design."These are but a few highlights from a rich and informative case study that don't do the paper justice. As such, I strongly encourage you to give the article a closer look -- you'll be glad you did.
Vinaya SinghArchitectCadence R&DFor Team Verify
On Twitter: http://twitter.com/teamverify, @teamverify
And now you can "Like" us on Facebook too: http://www.facebook.com/pages/Team-Verify/298008410248534
CDNLive India 2011 proceedings
Make Assertions Come Alive with Assertion-Driven Simulation
Video Demo: Introducing Assertion-Driven Simulation
The Role of Coverage in Formal Verification, Part 1 of 3 -- Over Constraining & Under Constraining
Video: Meet Incisive Enterprise Verifier R&D Architect Vinaya Singh
Report on CDNLive India 2011: Provocative Keynotes, Detailed Papers, and Robots! (includes brief highlights video)
Thank you for hard work....keep it up!