Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
On Tuesday May 15th Cadence announced the expansion of our VIP Catalog to include accelerated VIP (AVIP). You may be wondering why Cadence is investing in accelerated VIP (which runs on an accelerated platform such as the Palladium XP) when we already have the market leading simulation VIP. Good question. This blog will answer that and explain the rationale behind Cadence's AVIP and more about our products and plans going forward.
A key driving factor impacting verification approach is the size of the design. Today designs commonly are in the 10's and even 100's of millions of gates. And software size is growing at an even faster pace. There's no respite in sight for these torrid growth rates. So even if you don't face such verification challenges immediately, read on, because they're coming.
Verification teams have taken notice of these facts and are adapting their approaches. It's become a necessity to expand the set of functional verification tools employed beyond just simulation. That's because simulation times have become excessive for SoCs, and even for many subystems. Consequently, leading companies have adopted accelerated platforms and accelerated verification IP (AVIP) for their hardware verification.
In addition, to tackle the expanding firmware/software development challenge, acceleration is frequently being used in tandem with a virtual prototype such as Cadence's Virtual System Platform. This enables the CPU cycles to be run separately from the rest of the logic to maximize software execution speed. These verification techniques are enabling leading verification teams to meet their design goals such as shortening overall product development cycle, increasing design functionality, reducing power consumption, and/or improving quality.
Such leading companies have adopted a tiered approach to system integration and verification. Their best practices include setting verification goals for each integration tier and selecting the verification methods and metrics to maximize those specific goals. These include:
For a more detailed discussion regarding the verification approaches being employed, please see Cadence's just published Comprehensive Acceleration White Paper.
That begs the question: is simulation and simulation VIP a dead end? Absolutely not. Simulation has an important place in the verification continuum, but as Clint Eastwood so famously said in his Dirty Harry role "a man's got to know his limitations."
Simulation's role is increasingly limited to IP/block verification. That's a critical role and a key reason that Cadence continues to invest heavily in simulation VIP in addition to accelerated VIP. But when it comes to SoC verification, the need for speed is crucial. We've seen from customers that SoC verification requires performance gains of at least 20X over simulation. And very commonly performance gains must be in the 100X-1000X over simulation when the full SoC is being validated and/or software is being developed. Meeting these needs is exactly why Cadence has brought acceleration and AVIP to market.
But be wary! Other VIP suppliers have posited that a 4X gain in simulation VIP speed will enable its use in SoC verification. First of all, Even if you take such speedup claim at face value, a 4X gain in VIP performance only translates to a 13% gain in overall performance. That's why Cadence takes a very different perspective. For more information my colleague Tom Hackett just wrote an excellent article about how testbenches and testbench languages must be properly applied and used on the right verification platform for SoC level verification. And, unlike other unsubstantiated claims, Tom's article includes hard data and simple math to back up our positions.
Like other accelerated VIP, Cadence AVIP uses a SCE-MI interface to connect to a host workstation. However, that's pretty much where the similarities end. Cadence AVIP is uniquely architected to deliver a range of performance and verification tradeoffs, all under user control.
OK, so you're sold on the need for accelerated VIP, why should you select accelerated VIP from Cadence? Cadence AVIP has several advantages. A partial list includes:
Figure 1. Cadence AVIP provides multiple user interfaces so you can use a single AVIP for all your verification needs
Thanks for reading this far! I suspect you're now wondering what protocols does Cadence provide AVIP for? Great question. Today Cadence provides AVIP for AMBA AXI 3/4, AMBA 4 ACE (including ACE Lite), PCI Express 2/3, USB 3.0, HDMI 1.4, SATA, and Ethernet 10G. We have plans for more protocols including MIPI and DisplayPort. I encourage you to get in touch with your Cadence AE or salesperson to discuss your needs with us.
For more information on AVIP, click here.